DeSyRe: On-Demand Adaptive and Reconfigurable Fault-Tolerant SoCs

Sourdis, Ioannis; Strydis, Christos; Armato, Antonino; Bouganis, Christos-Savvas; Falsafi, Babak; Gaydadjiev, Georgi; Isaza, Sebastian; Malek, Alirad; Mariani, Riccardo; Pagliarini, Samuel; Pnevmatikatos, Dionisios; Pradhan, Dhiraj K.; Rauwerda, G.K.; Seepers, Robert M.; Shafik, Rishad; Smaragdos, Georgios; Theodoropoulos, Dimitris; Tzilis, Stavros; Michail, Vavouras

doi:10.1007/978-3-319-05960-0_34

Cited by 1 publication

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The deterministic-XY routing algorithm is a simple, unique routing path, provides the higher performance and low energy consumption to the networks. The adaptive routing algorithm provides the congestion free network and stable performance [5][6]. The fault tolerant systems must provide the unique routing path for the noted source-destination address, link failures and router presence in the network to improve the scalability and performance [7][8].…”

Section: Introductionmentioning

confidence: 99%

Design of an Efficient Fault and Congestion Free NoC Design using Adaptive Routing on FPGA

S.P*¹,

B.S²

2019

IJRTE

View full text Add to dashboard Cite

Manufacturing fault-free System on Chips (SoCs) with performance scaling is a challenging task. The Network on Chip (NoC) architecture offers scalability and reliability to the SoC designs. In this paper, the fault detection and correction mechanism for a congestion-free Router architecture along with Mesh-NoC for different sizes are discussed. The proposed hardware architecture of NoC-Router includes Input registers (which store five -port inputs with Fault injection), Error Correction Code (that encodes the input data) followed by packet formation with Arbitration mechanism (that grants the permission to priority based encoder). The prior packet data is input to the adaptive-XY routing and it operates with the various congestion issues on choosing the shortest route. The detection and correction of the faulty bits from the network are monitored by ECC decoder. This NoC router can tolerate transient fault; provides low-latency and high throughput performance for all MPSoC applications. The Normal –XY Routing algorithm is incorporated in same router for comparison purpose. The synthesis results includes chip area, and maximum operating frequency over Artix-7 FPGA technology. Outcomes are tabulated and they show a marked improvement over previous cases. The performance evaluation is considered in terms of average latency and maximum throughput at different input traffic. It’s analyzed for novelty features as well.

show abstract

Section: Introductionmentioning

confidence: 99%