2007 Innovations in Information Technologies (IIT) 2007
DOI: 10.1109/iit.2007.4430437
|View full text |Cite
|
Sign up to set email alerts
|

Development of a Virtual Memory Simulator to Analyze the Goodness of Page Replacement Algorithms

Abstract: We modified the Java code of the MOSS simulator to develop a robust virtual memory simulator which allows the user to easily switch between diferent page replacement algorithms including FIFO, LRU, and Optimal replacement algorithms. The simulator clearly demonstrates the behavior of the page replacement algorithms in a virtual memory system, andprovides a convenient way to obtain their page fault costs. We ran the simulator under various scenarios including random and mixed random-local memory access patterns… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 3 publications
0
0
0
Order By: Relevance