Development of GPON Upstream Physical-Media-Dependent Prototypes

Qiu, Xing-Zhi; Ossieur, Peter; Bauwelinck, Johan; Yi, Yanchun; Verhulst, Dieter; Vandewege, Jan; Vos, B. De; Solina, P.

doi:10.1109/jlt.2004.836767

Cited by 47 publications

(21 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…So the three parts together form a 3R BM-RX. Unlike the DS CW-RX, the US BM-RX has to quickly adjust both amplification gain and DC offset and has to quickly find an optimum clock phase at the onset of each burst [13], before data decisions can be made. This makes a BM-RX more difficult to design especially at a speed of 10Gb/s.…”

Section: > Replace This Line With Your Paper Identification Number (Dmentioning

confidence: 99%

Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks

Qiu

Yin

Verbrugghe

et al. 2014

J. Lightwave Technol.

View full text Add to dashboard Cite

Abstract-This paper gives a tutorial overview on high speed burst-mode receiver (BM-RX) requirements, specific for time division multiplexing passive optical networks (TDM-PONs), and design issues of such BM-RXs as well as their advanced design techniques. It focuses on how to design BM-RXs with short burst overhead for fast synchronization. We present design principles and circuit architectures of various types of burst-mode transimpedance amplifiers (BM-TIAs), burst-mode limiting amplifiers (BM-LAs) and burst-mode clock and data recovery (BM-CDR) circuits. The recent development of 10Gb/s BM-RXs is highlighted also including dual-rate operation for coexistence with deployed PONs and on-chip auto reset generation to eliminate external timing-critical control signals provided by a PON medium access control (MAC). Finally sub-system integration and state-of-the-art system performance for 10Gb/s PONs are reviewed. Copyright (c) 2013 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org. and electronics engineers (IEEE) respectively. Both ongoing standardization efforts were endorsed by the concurrent development of innovative upstream (US) burst-mode receivers (BM-RXs), the physical media dependent (PMD) keystone component of any PON system. This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Index Terms- > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 2higher aggregate rates of 40G are achieved by time/wavelength division multiplexing (TWDM). 40Gb/s TDM line rates are beyond NG-PON2. This paper presents a tutorial overview of various BM-RX design techniques for both ITU-T and IEEE TDM-PONs, and their recent developments focusing on how to achieve fast RX synchronization and overall good performance. Section II describes the specific requirements of the BM-RXs from a system level point of view in terms of optical power budget, burst overhead (OH) composition for synchronization, and the overall BM-RX figure of merit. Section III discusses two typical RX coupling methods of alternating current (AC)-coupling and direct current (DC)-coupling. Their intrinsically associated technical issues and some solutions are introduced. Section IV presents various 2R BM-RXs design techniques in detail from a component development point of view. Focusing on 10Gb/s operation different configurations and design approaches of burst-mode transimpedance amplifiers (BM-TIAs) and burst-mode limiting amplifiers (BM-LAs) are reviewed and compared. 10Gb/s burst-mode clock-data recovery (BM-CDR) design techniques are separately described in Section V. Furthermore 10G/1Gb/s dual-rate BM-RX requirements and their implementations are presented in Section VI. Afterwards state-of-the-art 10Gb/s BM-RX prototypes and their sub-system performance are demonstrated i...

show abstract

Section: > Replace This Line With Your Paper Identification Number (Dmentioning

confidence: 99%

Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks

Qiu

Yin

Verbrugghe

et al. 2014

J. Lightwave Technol.

View full text Add to dashboard Cite

show abstract

“…A symmetric 1.25-Gb/s gigabit PON (GPON) system was validated by integrating burst-mode physical media dependent chips developed in [1]- [3]. This effort yielded the first public GPON demonstration and showed a very promising performance [4]. To further minimize the cost per subscriber, a Fabry-Perot (FP) laser is preferred for the optical network termination (ONT).…”

Section: Introductionmentioning

confidence: 99%

Simulations and Experiments on the Effective Optical Gain of FEC in a GPON Uplink

Verschuere²,

Lou³

et al. 2007

IEEE Photon. Technol. Lett.

View full text Add to dashboard Cite

“…A DC-coupled 1.25 Gbit/s Burst Mode Laser Driver (BMLD), as specified in the ITU-T Recommendation G984.2 [1], has been designed as one of the key components of a Gigabit-capable Passive Optical Network (GPON) [2]- [4]. The 0.35 µm SiGe BiCMOS process was chosen to satisfy the primary requirements for a generic BMLD chip containing a substantial amount of digital circuitry.…”

Section: Introductionmentioning

confidence: 99%

A Current-Steering DAC Architecture with Novel Switching Scheme for GPON Burst-Mode Laser Drivers

Chen¹,

Bauwelinck²,

Ossieur³

et al. 2007

IEICE Transactions on Electronics

Self Cite

View full text Add to dashboard Cite

SUMMARYThis paper describes a current-steering Digital-to-Analog Converter (IDAC) architecture with a novel switching scheme, designed for GPON Burst Mode Laser Drivers (BMLD) and realized in a 0.35 µm SiGe BiCMOS technology with 3.3 V power supply. The (4+6) segmented architecture of the proposed 10-bit IDAC is optimized for minimum DNL (Differential Nonlinearity). It combines a 4-bit MSBs (Most Significant Bits) unit-element sub-DAC and a 6-bit LSBs (Least Significant Bits) binaryweighted sub-DAC. A switching scheme based on this dedicated architecture yields a high monotony and a fast settling time. The linearity errors caused by systematic influences and random variations are reduced by the 2-D double centroid symmetrical architecture. Experimental results show that the DNL is below ± 0.5 LSB and that the settling time after the output current mirror is below 12 ns. Although the proposed IDAC architecture was designed for a BMLD chip, the design concept is generic and can be applied for developing other monotonic high-speed current-mode DACs. key words: current steering digital-to-analog converter, DNL, GPON, cascade current mirror, BiCMOS

show abstract

Development of GPON Upstream Physical-Media-Dependent Prototypes

Cited by 47 publications

References 10 publications

Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks

Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks

Simulations and Experiments on the Effective Optical Gain of FEC in a GPON Uplink

A Current-Steering DAC Architecture with Novel Switching Scheme for GPON Burst-Mode Laser Drivers

Contact Info

Product

Resources

About