Proceedings. 1998 International Conference on Multichip Modules and High Density Packaging (Cat. No.98EX154)
DOI: 10.1109/icmcm.1998.670778
|View full text |Cite
|
Sign up to set email alerts
|

DfT techniques for first-time right MCMs-exemplified by a Pentium MCM system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…5 is applicable for general MCMs. This (4) (5 1 result is also applicable to PT-MCMs with the same fault assumptions of eqn. 5.…”
Section: Defect Level Estimation Modelsmentioning
confidence: 68%
See 1 more Smart Citation
“…5 is applicable for general MCMs. This (4) (5 1 result is also applicable to PT-MCMs with the same fault assumptions of eqn. 5.…”
Section: Defect Level Estimation Modelsmentioning
confidence: 68%
“…As a result, not all chips in an MCM have design for testability features [3]. For instance, memory chips such as Cache-SRAMs and TAG-SRAMs, which have been used in Pentium MCM systems, are typical examples of not supporting design for testability for the reasons mentioned [4]. In addition, the very hybrid nature of MCMs allows different sources of dies to be Fault coverage (FC), defined as the fraction of defective dies detected in an MCM, is an important parameter in measuring test quality.…”
Section: Introductionmentioning
confidence: 99%