2022
DOI: 10.48550/arxiv.2212.08621
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Digital Pixel Test Structures implemented in a 65 nm CMOS process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(9 citation statements)
references
References 0 publications
0
9
0
Order By: Relevance
“…ITS3: A truly cylindrical inner tracker for ALICE Jory Sonneveld for the ALICE Collaboration wafer-scale chip is expected at the end of 2024. Characterization of many small prototypes from a first prototype run on a multi-layer reticle proved operation at room temperature of 20 • C of a digital pixel test structure to be 100% efficient after being irradiated with the ITS3 expected fluence and dose, and operable at 99% efficiency after a fluence of 100 times that of Φ eq = 10 15 1 MeV n eq /cm 2 [9], as shown in Fig. 7.…”
Section: Pos(hardprobes2023)077mentioning
confidence: 96%
“…ITS3: A truly cylindrical inner tracker for ALICE Jory Sonneveld for the ALICE Collaboration wafer-scale chip is expected at the end of 2024. Characterization of many small prototypes from a first prototype run on a multi-layer reticle proved operation at room temperature of 20 • C of a digital pixel test structure to be 100% efficient after being irradiated with the ITS3 expected fluence and dose, and operable at 99% efficiency after a fluence of 100 times that of Φ eq = 10 15 1 MeV n eq /cm 2 [9], as shown in Fig. 7.…”
Section: Pos(hardprobes2023)077mentioning
confidence: 96%
“…Secondly, a 65 nm CMOS technology process has been verified for the ITS3 application by the developing and qualifying analog and digital test structures. The design parameters and operational range that keeps the detection efficiency above 99 % and the fake-hit rate below 0.01 pixel −1 s −1 have been identified [3]. In addition, the technology has been verified in terms of radiation hardness.…”
Section: Air-coolingmentioning
confidence: 99%
“…The DPTS features a 32 × 32 pixel matrix with a pitch of 15 µm implemented in the modified-with-gap process and contains a full digital front-end with asynchronous readout [7]. The sensor is controlled by a set of external reference currents and voltages and read out via a current mode logic (CML) output [8,9].…”
Section: Digital Pixel Test Structurementioning
confidence: 99%