Digitizing The Yuan Tseh Lee Array for Microwave Background Anisotropy by 5Gsps ADC boards

Jiang, Homin; Liu, H.; Guzzino, Kim; Kubo, Derek; Li, Chao-Te; Chang, Ray

doi:10.1109/icecs.2012.6463741

Cited by 4 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Working with the CASPER ROACH2 board facilitated the adoption of fast samplers. Academia Sinica Institute of Astronomy and Astrophysics (ASIAA) has developed ADC boards (Jiang et al 2012) built on the e2v EV8AQ160 Quad ADC, 7 capable of data conversion up to 5 GSps with 8-bit precision. This board provides the FPGA with demultiplexed data in 16 parallel streams, the FPGA clock rate (1/16 the sampling rate) and a pulse-per-second (PPS) signal, often provided from a Global Position System (GPS) receiver, sampled at the FPGA clock rate.…”

Section: Input/output Detailsmentioning

confidence: 99%

R2DBE: A Wideband Digital Backend for the Event Horizon Telescope

Vertatschitsch¹,

Primiani²,

Young³

et al. 2015

Publications of the Astronomical Society of the Pacific

View full text Add to dashboard Cite

ABSTRACT. The Event Horizon Telescope (EHT) is an earth-size aperture synthesis radio astronomy array capable of making high-resolution measurements of submillimeter emission near the event horizon of supermassive black holes. The EHT uses existing standalone submillimeter radio telescopes which are retrofitted to serve as VLBI stations. Current instrument development goals include increasing the number of stations in the array and increasing their sensitivity. We have developed a 4 GHz bandwidth digital backend (DBE) unit, based on the CASPER (Collaboration for Astronomy Signal Processing and Electronics Research) open source ROACH2 (Reconfigurable Open Architecture Computing Hardware) platform. The ROACH2 digital backend, which we call the R2DBE, has dual channels each sampling at a rate of 4096 MSps (megasamples-per-second), a factor of 4 improvement over the previous generation system. Recording 2-bits per sample, the bandwidth is equivalently stated as 16 gigabits-per-second (Gbps). This paper includes system design of the R2DBE, discusses laboratory test results of the system using correlated noise input, and presents field test results. The R2DBE was distributed to seven sites in early 2015, enabling the EHT campaign in 2015 March to collect data with 2 GHz bandwidth in each polarization. The 16 gigabit-per-second (Gbps) R2DBE can be scaled to create a 64 Gbps system using four R2DBEs in parallel. Thus, it enables a clear path to the EHT's goal of 4 GHz dual-polarization and dual-sideband across the array.

show abstract

Section: Input/output Detailsmentioning

confidence: 99%

R2DBE: A Wideband Digital Backend for the Event Horizon Telescope

Vertatschitsch¹,

Primiani²,

Young³

et al. 2015

Publications of the Astronomical Society of the Pacific

View full text Add to dashboard Cite

show abstract

The design of a10-Gsps analog-to-digital converter board for the radio astronomy community

Jiang

Liu

Guzzino

2014

2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE)

Self Cite

View full text Add to dashboard Cite

A 4-bit, 10 gigasamples per second (Gsps) analog-to-digital converter (ADC) printed circuit board (PCB) was designed and manufactured for digitizing radio telescopes. Associated with the field-programmable gate array (FPGA) platform developed by the Collaboration for Astronomy Signal Processing and Electronics Research (CASPER) community, the developed PCB provides data acquisition systems with a wider bandwidth and simplifies the intermediate frequency (IF) section. The wider ADC bandwidth enables down converters in the IF section to be simplified, thereby saving resources. The current version of the PCB possesses an analog bandwidth of up to 5.9 GHz, whereas the chip possesses an analog bandwidth of to 18 GHz. This facilitates second and third Nyquist sampling using the revised PCB. Index Terms: analog-to-digital converter (ADC), fieldprogrammable gate array (FPGA)

show abstract