Direct power control with common mode voltage reduction of grid‐connected three‐level NPC inverter

Mahmoud, Zouhaira Ben; Hamouda, Mahmoud; Khedher, Adel

doi:10.1049/iet-pel.2018.5283

Cited by 17 publications

(10 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The CMV is an important performance criterion for 3L NPC‐qZS inverter because of the absence of galvanic isolation. The high‐frequency CMV induces a leakage current, which can deteriorate the quality of line current [50].…”

Section: Simulation Resultsmentioning

confidence: 99%

Investigation of three‐level NPC‐q Z S inverter‐based grid‐connected renewable energy system

Singh

Jain

2020

IET Power Electronics

View full text Add to dashboard Cite

The neutral point clamped quasi-Z-source (NPC-qZS) inverter is poised to become a potential candidate for renewable energy applications because it yields a continuous input current and voltage boost. In this study, the closed-loop control of grid-tied three-phase (3-ϕ) NPC-qZS inverter, fed with renewable energy sources, is proposed for the first time. A dynamic model has been developed to accurately design the control strategy. The proposed strategy includes the control of grid-tied current and the peak dc-link voltage (PDV). The control of grid-tied current is achieved through a damped-secondorder-generalised integrator. The PDV is estimated indirectly from the voltages of qZS network capacitors and is regulated by an integral-double-lead controller. Two modified modulation techniques based on phase-opposite disposition and in-phase disposition are proposed to yield shoot through by injecting 3rd harmonics for maximum constant boost control. A comparison is drawn between the performance of the proposed controller and sliding-mode controller on the dc side. The controller design and system performance are validated through real-time simulation and experimentation on a practical setup in the laboratory.

show abstract

Section: Simulation Resultsmentioning

confidence: 99%

Investigation of three‐level NPC‐q Z S inverter‐based grid‐connected renewable energy system

Singh

Jain

2020

IET Power Electronics

View full text Add to dashboard Cite

show abstract

“…For an SPGS, a non-negligible parasitic capacitance appears between solar cell array and the ground. Since there is no galvanic isolation between the solar cell array and the grid for a transformerless SPGS, it may result in high-frequency leakage current through the parasitic capacitance [19][20][21][22]. This highfrequency leakage current will be involved into the output current to increase the magnitude of the ripple in the output current, which results in increasing the total harmonic distortion (THD) and degrading the power quality.…”

Section: System Configurationmentioning

confidence: 99%

“…The high-frequency leakage current can also result in false tripping of the earth leakage circuit breakers. Therefore, the high-frequency leakage current must be reduced to a limited value, as defined by standard VDE 0126-1-1 [22]. Fig.…”

Section: System Configurationmentioning

confidence: 99%

Seven‐level power conversion system for solar power generation system

Wu¹,

Jou²,

Huang³

2020

IET Renewable Power Generation

View full text Add to dashboard Cite

This study proposes a seven-level power conversion system for a solar power generation system. This seven-level power conversion system consists of a DC-DC power converter and a cascade DC-AC inverter. The cascade DC-AC inverter comprises a full-bridge inverter and a T-type inverter. The T-type inverter generates a three-level quasi-square-wave voltage and the full-bridge inverter provides a three-level high-frequency pulse voltage. The amplitude of the three-level quasi-squarewave voltage is double that of the three-level high-frequency pulse voltage, so seven levels of AC voltage are synthesized. Only the full-bridge inverter with lower DC bus voltage uses high-frequency switching so switching losses are effectively reduced. The novelty of the proposed cascade DC-AC inverter is that the output power of T-type inverter is controlled by regulating the DC bus voltage, so no real power is supplied from the full-bridge inverter and an independent power source is not required to provide power to the full-bridge inverter. The negative terminal voltage for solar cell array keeps almost constant to reduce the leakage current of proposed seven-level power conversion system. A hardware prototype with a digital signal processor controller is developed to verify the performance of seven-level power conversion system for a solar power generation system.

show abstract

“…Modulation techniques have also been proposed for the reduction of the common-mode voltage of the inverter. The authors of [13] have proposed a method that reduces the common-mode voltage by 50%. It is based on a modulation pattern that does not apply zero vectors.…”

Section: Introductionmentioning

confidence: 99%

An Impedance Source Multi-Level Three Phase Inverter with Common Mode Voltage Elimination and Dead Time Compensation

et al. 2020

View full text Add to dashboard Cite

Currently, most electro-mechanical drive systems that require speed control use pulse-width modulated (PWM) variable frequency drives known as adjustable speed drives (ASD). The high switching speeds of the electronics switches are essential for proper operation of the ASD. Common mode voltage (CMV) has its origin in the PWM switching. The CMV increases the stress on the coils and windings, reduces the life of the bearing and, therefore, has a significant impact on motor life cycle. In this paper, a variant of a PWM-based space vector modulation (SVPWM) switching algorithm is proposed to control both the shoot-through intervals and the dead time of the power switches that could be compensated. The proposed algorithm is implemented on a platform consisting of an impedance source network in the DC side of the topology with the purpose of mitigating the CMV and capability of voltage boosting. Since similar methods have achieved a CMV reduction of 1/6 of the DC link voltage so far, in this paper, while surpassing the disturbing current harmonics, the high efficiency is fully accessible. The presented experimental results verify the effectiveness of the proposed approach by slightly increasing the total harmonic distortion (THD) and reducing the converter losses.

show abstract

Direct power control with common mode voltage reduction of grid‐connected three‐level NPC inverter

Cited by 17 publications

References 22 publications

Investigation of three‐level NPC‐q Z S inverter‐based grid‐connected renewable energy system

Investigation of three‐level NPC‐q Z S inverter‐based grid‐connected renewable energy system

Seven‐level power conversion system for solar power generation system

An Impedance Source Multi-Level Three Phase Inverter with Common Mode Voltage Elimination and Dead Time Compensation

Contact Info

Product

Resources

About