2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL) 2017
DOI: 10.1109/ismvl.2017.17
|View full text |Cite
|
Sign up to set email alerts
|

Discovery of Multiple-Valued Bent Functions in Galois Field and Reed-Muller-Fourier Domains

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(5 citation statements)
references
References 4 publications
0
5
0
Order By: Relevance
“…The presented algorithm is compared with our previous algorithm with exhaustive search for random discovering of bent functions in both domains [7]. The proposed algorithm using GF or RMF subsets reduces the number of possible positions of non-zero coefficients in the spectrum.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The presented algorithm is compared with our previous algorithm with exhaustive search for random discovering of bent functions in both domains [7]. The proposed algorithm using GF or RMF subsets reduces the number of possible positions of non-zero coefficients in the spectrum.…”
Section: Resultsmentioning
confidence: 99%
“…Since the algebraic degree of bent functions in the GF and RMF domains is restricted, the spectral search space for discovering of bent functions in the GF and RMF domains is discussed in [7]. It is shown that in the GF and RMF domains the discovery is extended to ternary bent functions with 6 variables, and to quaternary bent functions with 4 variables.…”
Section: Copyright Cmentioning
confidence: 99%
“…Therefore, ternary FPRM circuit optimization, which combines ternary logic and FPRM logic, has become a research hotspot in the field of integrated circuit logic synthesis. 12 Different polarities correspond to different circuit expressions, which in turn correspond to different circuit delays. Therefore, polarity is an important factor affecting circuit delay.…”
Section: Introductionmentioning
confidence: 99%
“…Fortunately, accelerators such as General Purpose Graphical Processing Unit (GPGPU), 1,2,[9][10][11] Many Integrated Core (MIC), [12][13][14] Digital Signal Processing (DSP), 3,4,[15][16][17][18] and Field Programmable Gate Array (FPGA) 5,6,[19][20][21][22][23][24][25][26][27][28] have recently proved to be a more promising platform to solve FFT prob-lems, since accelerators have much more parallel computing resources and can often achieve an order of magnitude performance improvement over CPUs.…”
Section: Introductionmentioning
confidence: 99%
“…Efforts have been popularly focused on GPGPU accelerating FFTs such as CUFFT from Nvidia, 29 a GPU-based out-ofcard FFT library from Gu et al, 30 FFT implementation based on a GPU cluster, Hybrid GPU/CPU FFT for Large FFT problems, 8,9,25,31 and FFT accelerated using MICs. [12][13][14] However, literature has cited the huge computing resources used by accelerators and have barely taken computing complexity and specified restrictions on the size of FFTs into account.…”
Section: Introductionmentioning
confidence: 99%