This paper proposes and evaluates the LFrWF, a novel lifting-based architecture to compute the discrete wavelet transform (DWT) of images using the fractional wavelet filter (FrWF). In order to reduce the memory requirement of the proposed architecture, only one image line is read into a buffer at a time. Aside from an LFrWF version with multipliers, i.e., the LFr
WF
m
, we develop a multiplier-less LFrWF version, i.e., the LFr
WF
ml
, which reduces the critical path delay (CPD) to the delay
T
a
of an adder. The proposed LFr
WF
m
and LFr
WF
ml
architectures are compared in terms of the required adders, multipliers, memory, and critical path delay with state-of-the-art DWT architectures. Moreover, the proposed LFr
WF
m
and LFr
WF
ml
architectures, along with the state-of-the-art FrWF architectures (with multipliers (Fr
WF
m
) and without multipliers (Fr
WF
ml
)) are compared through implementation on the same FPGA board. The LFr
WF
m
requires 22% less look-up tables (LUT), 34% less flip-flops (FF), and 50% less compute cycles (CC) and consumes 65% less energy than the Fr
WF
m
. Also, the proposed LFr
WF
ml
architecture requires 50% less CC and consumes 43% less energy than the Fr
WF
ml
. Thus, the proposed LFr
WF
m
and LFr
WF
ml
architectures appear suitable for computing the DWT of images on wearable sensors.