Proceedings of the Conference on Design, Automation and Test in Europe 2008
DOI: 10.1145/1403375.1403438
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic round-robin task scheduling to reduce cache misses for embedded systems

Abstract: Modern embedded CPU systems rely on a growing number of software features, but this growth increases the memory footprint and increases the need for efficient instruction and data caches. The embedded operating system will often juggle a changing set tasks in a round-robin fashion, which inevitably results in cache misses due to conflicts between different tasks. Our technique reduces cache misses by continuously monitoring CPU cache misses to grade the performance of running tasks. Through a series of step-wi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2012
2012
2018
2018

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 12 publications
0
6
0
Order By: Relevance
“…For cost-sensitive systems, the question is can we achieve better QoC by exploiting certain characteristics of memory hierarchy and management. Along similar lines, the embedded systems community have exploited the cache reuse by code rearrangement during compile-time [115]- [117] or runtime [118]. However, this is not applicable for control applications because it is dificult to analyze the timing properties for such compile-time rearrangement in the design stage.…”
Section: ) Memory Hierarchymentioning
confidence: 99%
“…For cost-sensitive systems, the question is can we achieve better QoC by exploiting certain characteristics of memory hierarchy and management. Along similar lines, the embedded systems community have exploited the cache reuse by code rearrangement during compile-time [115]- [117] or runtime [118]. However, this is not applicable for control applications because it is dificult to analyze the timing properties for such compile-time rearrangement in the design stage.…”
Section: ) Memory Hierarchymentioning
confidence: 99%
“…In this work a "scheduler" is realised as a feedback controller. This implies a perspective shift from the idea of complementing the original scheduler with a control mechanism able to tune its parameters, which is the classical adaptation approach, for example seen in Batcher and Walker (2008); Lu et al (2002); Xu et al (2006); Palopoli and Abeni (2009); Cucinotta et al (2010); Abeni et al (2002); Xia et al (2007). Fig.…”
Section: The Control Schemementioning
confidence: 99%
“…There has been significant work on runtime effects due to cache performance; however, most of this research focuses on minimizing cache misses [1,2,8,17,18,19]. By minimizing cache misses, energy spent in accessing memory is decreased, and the overall application runtime is improved.…”
Section: Related Workmentioning
confidence: 99%