2018
DOI: 10.1109/tns.2017.2772288
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic SEU Sensitivity of Designs on Two 28-nm SRAM-Based FPGA Architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
10
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
7
1
1

Relationship

1
8

Authors

Journals

citations
Cited by 23 publications
(11 citation statements)
references
References 20 publications
1
10
0
Order By: Relevance
“…In [6] a study of power dissipation effects on a 28nm Xilinx Zynq 7000 FPGA-based System-on-Chip and its neutron sensitivity is presented, demonstrating that the temperature variation caused by a higher operating frequency affects the cross section of the device. In [7] the dynamic SEU sensitivity of designs on Kintex-7 and Stratix V, both of them 28-nm SRAM-based FPGAs, is presented. Also the sensitivities of the design with and without Triple Modular Redundancy (TMR) are compared.…”
mentioning
confidence: 99%
“…In [6] a study of power dissipation effects on a 28nm Xilinx Zynq 7000 FPGA-based System-on-Chip and its neutron sensitivity is presented, demonstrating that the temperature variation caused by a higher operating frequency affects the cross section of the device. In [7] the dynamic SEU sensitivity of designs on Kintex-7 and Stratix V, both of them 28-nm SRAM-based FPGAs, is presented. Also the sensitivities of the design with and without Triple Modular Redundancy (TMR) are compared.…”
mentioning
confidence: 99%
“…For each device, the raw CRAM FIT rate per megabit is shown. CRAM FIT rate estimates for the Intel Stratix V and the Xilinx Kintex 7 come from [13] and [29] respectively; the number of CRAM bits are taken from vendor tool reports. Since both FPGAs are based on 28-nm technology, their estimated FIT rates are similar.…”
Section: Soft Error Ratesmentioning
confidence: 99%
“…For planar bulk Si CMOS technologies, the operation voltages decrease and frequencies increase with the feature size scaling down, which make CMOS logic circuits, including FPGAs, more sensitive to SEU [12,13] and contribute more complex and diverse upsets phenomenon happening in cosmic rays and solar flare environments [8,10,11]. In most cases, the complexity of SEUs also affect the effectiveness of hardening designs, especially in million-gate deep submicron FPGA.…”
Section: Introductionmentioning
confidence: 99%
“…In most cases, the complexity of SEUs also affect the effectiveness of hardening designs, especially in million-gate deep submicron FPGA. For commercial FPGAs, in [11][12][13], the significant SEU sensitivities appear, even under low Linear Energy Transfer (LET) heavy-ion radiation. Therefore, more hardening techniques are applied in the deep submicron FPGAs than the submicron hardened FPGAs.…”
Section: Introductionmentioning
confidence: 99%