Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling

Jain, Saurabh; Lin, Longyang; Alioto, Massimo

doi:10.1109/jssc.2017.2768406

Cited by 20 publications

(1 citation statement)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As, power follows the square law proportionality with respect to voltage, one effective method to reduce the power consumption of the large integrated devices is lowering the supply voltage [9][10][11][12][13]. But this technique degrades the performance of digital systems.…”

Section: Introductionmentioning

confidence: 99%

Comparative Analysis of Single-Phase-Clocked Low Power Flip-Flops with Transmission-Gate Flip-Flop

Gupta

Rana

2022

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

Flip-flops are fundamental building block in designing the digital circuits. They contribute significant amount of power consumption in the digital systems. In the modern era of VLSI design, power consumption has become crucial factor. As the technology is scaled down below 65nm, leakage power contributes significantly to overall power consumption of digital circuits. Since, Flip-flop is a fundamental building block in designing digital systems, reducing the power consumption of Flip-flop is required to achieve low power consumption of digital systems. Recently single-phase clocking technique has been employed in designing FFs to achieve low power consumption. This technique reduces excess loading on the clock signal. In this article performance of recent single-phase clocked FFs is compared with the conventional transmission-gate Flip-flop. Also, drawbacks of these FFs are discussed. For the comparison of performance of single-phase-clocked FFs with conventional transmission-gate FF, all the simulations are performed at 45-nm predictive technology on Tanner EDA tool.

show abstract