2019
DOI: 10.7567/1347-4065/ab50ec
|View full text |Cite
|
Sign up to set email alerts
|

Effect of post-deposition annealing on electrical properties and structures of aluminum oxide passivation film on a crystalline silicon substrate

Abstract: We studied the effect of post-deposition annealing (PDA) on the electrical property and the structure of aluminum oxide (AlOx) passivation films prepared by atomic layer deposition with various temperatures. Surface recombination velocity (Smax), interface trap density (Dit), and fixed charge density (Qeff/q) before and after the PDA were evaluated employing lifetime and capacitance–voltage measurements. The structural change by the PDA was investigated by a Stokes ellipsometer and X-ray reflectivity (XRR) mea… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 29 publications
0
1
0
Order By: Relevance
“…Therefore, researchers have chosen high-k materials to replace SiO 2 as the gate material of CMOS devices to address the issues of the charge tunneling effect brought about by the development of the technology [7][8][9]. In addition to needing high k values, high-k materials used as gate dielectrics in CMOS devices need to meet the following requirements: (1) moderate bandgap width (E g ), conduction band offset (∆E c ), and valence band offset (∆E v ) [10]; (2) the high-k gate dielectric thin film should have a single crystal or amorphous morphology [11,12]; (3) good thermal stability between the substrate and the high-k dielectric material [13]. Among them, silicon oxynitride (SiO x N y ) is one of the earliest high-k gate dielectric materials that have been studied.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, researchers have chosen high-k materials to replace SiO 2 as the gate material of CMOS devices to address the issues of the charge tunneling effect brought about by the development of the technology [7][8][9]. In addition to needing high k values, high-k materials used as gate dielectrics in CMOS devices need to meet the following requirements: (1) moderate bandgap width (E g ), conduction band offset (∆E c ), and valence band offset (∆E v ) [10]; (2) the high-k gate dielectric thin film should have a single crystal or amorphous morphology [11,12]; (3) good thermal stability between the substrate and the high-k dielectric material [13]. Among them, silicon oxynitride (SiO x N y ) is one of the earliest high-k gate dielectric materials that have been studied.…”
Section: Introductionmentioning
confidence: 99%