2015
DOI: 10.12928/telkomnika.v13i2.1298
|View full text |Cite
|
Sign up to set email alerts
|

Effect of Underlap and its Soft Error Performance in 30 nm Junctionless-based 6T-SRAM Cell

Abstract: As CMOS device is scaling down significantly, the sensitivity of Integrated Circuits (ICs)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 4 publications
0
0
0
Order By: Relevance