Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium
DOI: 10.1109/iemt.1996.559681
|View full text |Cite
|
Sign up to set email alerts
|

Effects of dispatching and down time on the performance of wafer fabs operating under theory of constraints

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
10
0

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 13 publications
(11 citation statements)
references
References 16 publications
0
10
0
Order By: Relevance
“…The effectiveness of the maintenance function is evaluated based on the performance of the overall factory in terms of work in process inventory (WIP), on-time delivery and factory lead Manuscript time. Kayton et al [8] have shown that the duration of down times is more important than its average availability in terms of its effect on factory performance. With longer breakdowns, given the same availability, more buffer inventory is required to prevent bottleneck starvation.…”
Section: Introductionmentioning
confidence: 99%
“…The effectiveness of the maintenance function is evaluated based on the performance of the overall factory in terms of work in process inventory (WIP), on-time delivery and factory lead Manuscript time. Kayton et al [8] have shown that the duration of down times is more important than its average availability in terms of its effect on factory performance. With longer breakdowns, given the same availability, more buffer inventory is required to prevent bottleneck starvation.…”
Section: Introductionmentioning
confidence: 99%
“…For multi-stage systems, results suggest that, when compared with FIFO, the impact on cycle time of the variants of SPT depends on the product recipes and the product mix used, and the direction of improvement cannot be predicted with any accuracy if FIFO were to be replaced by these variants. For wafer fabs operating under the Drum-Buffer-Rope release policy, Kayton et al (1996) have discovered that the CR dispatching rule offers an excellent trade-off between average cycle time, its variance and bottleneck utilisation, when compared with FIFO. When multiple performance measures are considered, Uzsoy et al (1992) examine a variety of standard dispatching rules including SPT, Job-EDD, operation-EDD, SRPT, ATCS and COVERT, and their results indicate that no one rule dominates the others with regard to its performance on all performance measures.…”
Section: Fab-wide Dispatching Rulesmentioning
confidence: 99%
“…To evaluate our approach with a more realistic simulation, we employ the model of a wafer fabrication facility (fab) described by Kayton et al (1996). The manufacturing process of semiconductor wafers involves several processing steps at a number of stations.…”
Section: A Wafer Fab Modelmentioning
confidence: 99%
“…The proportion of 'Late' responses in our data was around 72%. Additionally, the simulation Laidler, Morgan, Nelson, and Pavlidis can be performed with a choice of dispatching rules, relating to the order in which queueing wafers are processed (Kayton et al 1996). The results displayed in Figures 7 and 8 used a 'least work remaining' rule, in which priority is given to wafers which are nearer completion.…”
Section: A Wafer Fab Modelmentioning
confidence: 99%