2009 16th International Conference on Digital Signal Processing 2009
DOI: 10.1109/icdsp.2009.5201088
|View full text |Cite
|
Sign up to set email alerts
|

Efficient architectures for modulo 2<sup>n</sup>&#x2212;1 squares

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 25 publications
0
1
0
Order By: Relevance
“…Especially, the residue number system using modulo set {2 n , 2 n − 1, 2 n + 1} is widely studied. Therefore, various arithmetic circuits such as adders and multipliers have been proposed [1,2,3].…”
Section: Introductionmentioning
confidence: 99%
“…Especially, the residue number system using modulo set {2 n , 2 n − 1, 2 n + 1} is widely studied. Therefore, various arithmetic circuits such as adders and multipliers have been proposed [1,2,3].…”
Section: Introductionmentioning
confidence: 99%