Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing
DOI: 10.1109/icassp.1994.389990
|View full text |Cite
|
Sign up to set email alerts
|

Efficient implementation of composite length fast FIR filtering on the "ADSP-2100"

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Publication Types

Select...
2
2

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 4 publications
0
5
0
Order By: Relevance
“…This problem was already pointed out in previous papers (see [7]), in which the algorithm was restricted to a single decomposition due to these constraints. A particular attention was devoted to this difficulty (see [9], [lo]). In order to keep as much as possible the improvement brought by the reduction of the arithmetic complexity of these composite algorithms without exceeding too many resources available on DSP's, we suggest an optimal data memory organization based on the proposed one given in1 [9], [lo].…”
Section: Methodology For An Efficient Address Generationmentioning
confidence: 99%
See 4 more Smart Citations
“…This problem was already pointed out in previous papers (see [7]), in which the algorithm was restricted to a single decomposition due to these constraints. A particular attention was devoted to this difficulty (see [9], [lo]). In order to keep as much as possible the improvement brought by the reduction of the arithmetic complexity of these composite algorithms without exceeding too many resources available on DSP's, we suggest an optimal data memory organization based on the proposed one given in1 [9], [lo].…”
Section: Methodology For An Efficient Address Generationmentioning
confidence: 99%
“…A particular attention was devoted to this difficulty (see [9], [lo]). In order to keep as much as possible the improvement brought by the reduction of the arithmetic complexity of these composite algorithms without exceeding too many resources available on DSP's, we suggest an optimal data memory organization based on the proposed one given in1 [9], [lo]. The basic idea, as shown in [9], consists in defining one delay line for ordering data and one array for storing fixed FIR sub-fiiters coefficients in such a way that 6(N + 1)I1.,, m, pointers registers are simplified to only two.…”
Section: Methodology For An Efficient Address Generationmentioning
confidence: 99%
See 3 more Smart Citations