IECON 2016 - 42nd Annual Conference of the IEEE Industrial Electronics Society 2016
DOI: 10.1109/iecon.2016.7793218
|View full text |Cite
|
Sign up to set email alerts
|

Efficient implementation of empirical mode decomposition in FPGA Using Xilinx System Generator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(4 citation statements)
references
References 23 publications
0
4
0
Order By: Relevance
“…In Table 4, we give a detailed comparison between the proposed architecture and existing state-of-the-art designs [16]- [19], [21]- [23] in terms of maximum operating frequency, throughput, hardware platform, envelope generation technique, architecture design and used data format. Since existing FPGA-based architectures for EMD have been implemented on Xilinx Spartan 6 (XC6SLX150), Altera Stratix III (EP3SL150F1152C2) equivalent to Xilinx Virtex-5 (ML506) and Kintex 7 platforms, we also implemented our proposed design on all the above platforms to give a fair comparison with state-of-the-art designs.…”
Section: Comparison With the State-of-the-art Designsmentioning
confidence: 99%
See 2 more Smart Citations
“…In Table 4, we give a detailed comparison between the proposed architecture and existing state-of-the-art designs [16]- [19], [21]- [23] in terms of maximum operating frequency, throughput, hardware platform, envelope generation technique, architecture design and used data format. Since existing FPGA-based architectures for EMD have been implemented on Xilinx Spartan 6 (XC6SLX150), Altera Stratix III (EP3SL150F1152C2) equivalent to Xilinx Virtex-5 (ML506) and Kintex 7 platforms, we also implemented our proposed design on all the above platforms to give a fair comparison with state-of-the-art designs.…”
Section: Comparison With the State-of-the-art Designsmentioning
confidence: 99%
“…Kintex XC7K480T/XC7K325T). The XSG [23] uses Xilinx system generation(XSG) tools for implementation of EMD. The design uses linear interpolation scheme and achieves the maximum frequency of 33.3MHz.…”
Section: Comparison With the State-of-the-art Designsmentioning
confidence: 99%
See 1 more Smart Citation
“…In the time-frequency domain, the MeanEnvelopeEnergy feature was generated to analyze tool wear in milling processes. This variable captures the mean energy of the upper and lower envelopes of each intrinsic mode function (IMF), providing insight into the tool's condition during operation [41][42][43][44].…”
mentioning
confidence: 99%