2014 IEEE International Symposium on Circuits and Systems (ISCAS) 2014
DOI: 10.1109/iscas.2014.6865312
|View full text |Cite
|
Sign up to set email alerts
|

Efficient list decoder architecture for polar codes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
114
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 41 publications
(114 citation statements)
references
References 6 publications
0
114
0
Order By: Relevance
“…Eventually, the decoded value u t is fed back into SC process in line 10 to calculate the partial sums. On the other hand, if the index of the current bit is in the set A (see lines [12][13][14][15][16][17], there are two options for the value of v t , i.e., 0 and 1, to be considered in line 23. For each option of 0 and 1, the aforementioned process for t ∈ A c including convolutional encoding, and calculating the path metric is performed and then the two encoded values u t = 0 and 1 are fed back into SC process to update the partial sums β π .…”
Section: List Viterbi Decodingmentioning
confidence: 99%
“…Eventually, the decoded value u t is fed back into SC process in line 10 to calculate the partial sums. On the other hand, if the index of the current bit is in the set A (see lines [12][13][14][15][16][17], there are two options for the value of v t , i.e., 0 and 1, to be considered in line 23. For each option of 0 and 1, the aforementioned process for t ∈ A c including convolutional encoding, and calculating the path metric is performed and then the two encoded values u t = 0 and 1 are fed back into SC process to update the partial sums β π .…”
Section: List Viterbi Decodingmentioning
confidence: 99%
“…Early hardware architectures for successive cancellation decoding of polar codes were presented in [32] and [33]. Recently, hardware architectures for successive cancellation list decoders has also emerged [34], [35], [36], [37].…”
Section: Polar Codesmentioning
confidence: 99%
“…The SCL decoder has a corresponding list size L. At each decoding stage, L decoding paths are considered concurrently, and a single output codeword is selected from the list. Moreover, the cyclic redundancy check (CRC) [3,4] is adopted to select the output codeword, which makes the error-rate performance of polar codes competitive with low-density parity-check codes and turbo codes. Instead of using the greedy one-time-pass search of the classic SC decoding, a breadth-first search is adopted in the SCL decoding algorithm.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, selecting the L best paths out of 2L possible paths is a important operation of SCL decoding. However, this selecting operation may lie in the critical path of the decoder that determines the maximum operating frequency [4,5]. As a result, considerable attention is paid to developing low-complexity sorting architectures recently [6,7,8].…”
Section: Introductionmentioning
confidence: 99%