2021 36th IEEE/ACM International Conference on Automated Software Engineering (ASE) 2021
DOI: 10.1109/ase51524.2021.9678719
|View full text |Cite
|
Sign up to set email alerts
|

Efficient SMT-Based Model Checking for Signal Temporal Logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
8
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5

Relationship

1
4

Authors

Journals

citations
Cited by 7 publications
(8 citation statements)
references
References 45 publications
0
8
0
Order By: Relevance
“…The robustness degree of f2 3 is less than in [2,4], since the robustness degree of p 2 is less than in [5,14] = [2,4] + [3,10]. [3,29]. The satisfiability of the SMT encoding can be checked directly using an SMT solver or using the two-step solving algorithm to improve the performance for ODE dynamics.…”
Section: Command Line Optionsmentioning
confidence: 99%
See 4 more Smart Citations
“…The robustness degree of f2 3 is less than in [2,4], since the robustness degree of p 2 is less than in [5,14] = [2,4] + [3,10]. [3,29]. The satisfiability of the SMT encoding can be checked directly using an SMT solver or using the two-step solving algorithm to improve the performance for ODE dynamics.…”
Section: Command Line Optionsmentioning
confidence: 99%
“…Finding a counterexample of ϕ for robust STL model checking can be reduced to finding a counterexample of the -strengthening ϕ + for Boolean STL model checking. The satisfaction of ϕ by the Boolean STL semantics [29,31] is denoted by σ, t |= τ ϕ. We have the following theorem (see our report [42] for details).…”
Section: Reduction To Boolean Stl Model Checkingmentioning
confidence: 99%
See 3 more Smart Citations