Proceedings of the Tenth ACM/IEEE Symposium on Architectures for Networking and Communications Systems 2014
DOI: 10.1145/2658260.2658265
|View full text |Cite
|
Sign up to set email alerts
|

Efficient software packet processing on heterogeneous and asymmetric hardware architectures

Abstract: Heterogeneous and asymmetric computing systems are composed by a set of different processing units, each with its own unique performance and energy characteristics. Still, the majority of current network packet processing frameworks targets only a single device (the CPU or some accelerator), leaving other processing resources idle. In this paper, we propose an adaptive scheduling approach that supports heterogeneous and asymmetric hardware, tailored for network packet processing applications. Our scheduler is … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
7
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
3
2
2

Relationship

1
6

Authors

Journals

citations
Cited by 14 publications
(7 citation statements)
references
References 26 publications
0
7
0
Order By: Relevance
“…Thus, they work on a per-packet base or using simple state machines, and they are easily amenable to parallelization. However, since pattern matching is costly (e.g., a core can cope with only ~100 Mbit/s), NIDS scalability is achieved with a large number of GPU cores as in the case of MIDeA and Kargus [2], with NPUs as in Koromilas [4] and DPI-S [3], or finally with FPGAs as in Das [10] and Jaic [11]. Fig.…”
Section: Years Of High Speed Traffic Processingmentioning
confidence: 99%
See 2 more Smart Citations
“…Thus, they work on a per-packet base or using simple state machines, and they are easily amenable to parallelization. However, since pattern matching is costly (e.g., a core can cope with only ~100 Mbit/s), NIDS scalability is achieved with a large number of GPU cores as in the case of MIDeA and Kargus [2], with NPUs as in Koromilas [4] and DPI-S [3], or finally with FPGAs as in Das [10] and Jaic [11]. Fig.…”
Section: Years Of High Speed Traffic Processingmentioning
confidence: 99%
“…3a). This is offered by solutions such as PF_RING ZC 4 where custom per-packet load balancing can be coded and applied on the aggregate traffic received from the so called "DNA cluster", i.e., a group of NICs. In this case, all packets received from the NICs are passed to the DNA cluster process, which (i) timestamps and (ii) forwards them to the correct processing engine.…”
Section: A Packet Acquisition and Per-flow Load-balancingmentioning
confidence: 99%
See 1 more Smart Citation
“…It uses heterogeneous earliest finish time (HEFT) scheduling algorithm, which is the best among greedy algorithms, and automatically calibrates the performance model by observing task completion times. Koromilas et al [32] tackles asymmetric scheduling problem of network packet processing workloads running on both integrated GPUs and discrete GPUs. Differently from above work, our framework targets a complex system where the performance of heterogeneous processors have interdependencies to each other and IO as well as computation has critical impacts to the performance.…”
Section: Related Workmentioning
confidence: 99%
“…Both algorithms have been shown to achieve great performance in graphics processors [9,19], while at the same time both have many optimized CPU implementations to compare with. After benchmarking of various implementations, we found the open source password cracker John The Ripper [16] to achieve the best performance among many others.…”
Section: Brute-force Unpackingmentioning
confidence: 99%