In this paper, we report the influence of post deposition annealing temperature on structural, morphological, and electrical properties of silicon nanowires (SiNWs) with Y2O3. SiNWs were fabricated by metal assisted chemical etching (MACE) method at room temperature. After the fabrication process, the high-k of Y2O3 was deposited onto SiNW/n-Si( 100) by e-beam evaporation technique. Three samples of Y2O3 with SiNWs were annealed at 200 o C, 400 o C and 600 o C in N2 ambient for 40 min, while one sample was kept as deposited, respectively. The crystalline and morphological properties of Y2O3/SiNWs/n-Si(100) were analyzed by XRD and SEM techniques. On the other hand, the electrical properties of the capacitors based on SiNWs were investigated through C-V measurements at 1MHz. We found that the capacitance value in the accumulation region, dielectric constant(k) and interface states density (Nit) decreased with an increase in the annealing temperature. This could be attributed to the formation of interfacial layer and dangling bonds during high annealing temperature.