1995
DOI: 10.1016/0167-9317(95)00017-3
|View full text |Cite
|
Sign up to set email alerts
|

Electrical instability of ultrathin thermal oxides on silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
11
0

Year Published

1996
1996
2012
2012

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 22 publications
(11 citation statements)
references
References 12 publications
0
11
0
Order By: Relevance
“…Recently, the defect generation in 2-3.5 nm SiO 2 layers was examined by measuring the change in the tunnel current for a given bias voltage. [9][10][11][12] The increase of the tunnel current that was found corresponds with the creation of positive charge in the oxide during stressing. This positive charge creation decreased strongly with the reduction of the electron energy.…”
Section: Introductionmentioning
confidence: 87%
“…Recently, the defect generation in 2-3.5 nm SiO 2 layers was examined by measuring the change in the tunnel current for a given bias voltage. [9][10][11][12] The increase of the tunnel current that was found corresponds with the creation of positive charge in the oxide during stressing. This positive charge creation decreased strongly with the reduction of the electron energy.…”
Section: Introductionmentioning
confidence: 87%
“…Although the breakdown characteristics are well documented and described with regards to silicon dioxide [3], the mechanism of degradation leading to dielectric failure is a complex issue [4]. We have previously reported the effect of moderate electrical stress on ultrathin (<4 nm) silicon dioxide MIS structures, where the current instability observed was argued to be due to localized charge centers in the oxide [5]. In the present study we investigate the conduction current through MIS structures with very thin dielectric layers and the capacitance-gate-voltage characteristics (C-V ) of the devices.…”
Section: Introductionmentioning
confidence: 97%
“…This in turn leads to changes of the electrical parameters of a device, such as channel threshold voltage shift and transconductance degradation in MOSFETs and affects the write/erase characteristics of electrically eraseable programmable read only memories (EEPROMs). Charge generation in the SiO2 layer by high electric field stress is a well known phenomenon described in the literature [1][2][3][4][5][6][7][8][9][10][11][12]. In spite of many studies carried out on that topic, the understanding of the physical mechanisms of this process is not satisfactory.…”
Section: Introductionmentioning
confidence: 99%