2016
DOI: 10.1016/j.solener.2016.01.034
|View full text |Cite
|
Sign up to set email alerts
|

Electronic quality improvement of crystalline silicon by stain etching-based PS nanostructures for solar cells application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 27 publications
0
2
0
Order By: Relevance
“…All these factors need to be considered when choosing the technological method for obtaining the front surface of SC. Thus, article [5] applied the technology of porous silicon surface by etching the surface for nanostructures of the silicon samples for increasing both a life cycle and photoluminescence. This technology is actually cheap and can be used for SC.…”
Section: Literature Review and Problem Statementmentioning
confidence: 99%
“…All these factors need to be considered when choosing the technological method for obtaining the front surface of SC. Thus, article [5] applied the technology of porous silicon surface by etching the surface for nanostructures of the silicon samples for increasing both a life cycle and photoluminescence. This technology is actually cheap and can be used for SC.…”
Section: Literature Review and Problem Statementmentioning
confidence: 99%
“…However, as these techniques only applied to the PS layer without p-n junction, their applications are only limited to PS as the photoluminescence (PL) emitting layer for other applications, like biosensors and microelectronics. In terms of applications in PV cells, compared with conventional cells in the present time, solar cells based on nanostructured Si [ 14 , 15 , 16 ] exhibit lower efficiencies without surface passivation. The main challenges that hamper the application of PS in solar cells are related to the increased photocarriers at the dramatically increased surface area of nano-porous Si causing reductions in both the device’s short-circuit current and open-circuit voltage, and consequently causing a decrease in the efficiency ( η) .…”
Section: Introductionmentioning
confidence: 99%