2013
DOI: 10.1109/tps.2013.2277723
|View full text |Cite
|
Sign up to set email alerts
|

Electrostatic Discharge Tests on Solar Array Wire Coupons Subjected to Simulated Space Environment Aging

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
3
0

Year Published

2015
2015
2017
2017

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 2 publications
1
3
0
Order By: Relevance
“…In direct charging, there is no cathodic spot able to create this dense plasma. These results are very similar to those obtained by [4] where no secondary arc was triggered and same current shapes were recorded. V bias is set to the minimum value corresponding to the ESD triggering threshold.…”
Section: A Direct Charging Configurationsupporting
confidence: 89%
“…In direct charging, there is no cathodic spot able to create this dense plasma. These results are very similar to those obtained by [4] where no secondary arc was triggered and same current shapes were recorded. V bias is set to the minimum value corresponding to the ESD triggering threshold.…”
Section: A Direct Charging Configurationsupporting
confidence: 89%
“…Other important strategies are to ensure that any potential problems such as floating conductors and dielectrics have either appropriate bleed paths to reduce charge build up or filters to minimize the size and passage of any resultant ESD pulses. Finally, lab testing is sometimes carried out to investigate the susceptibility of hardware to ESD, and the impact should occur [ Likar et al ., ; Wright et al ., ; Hoang et al ., ; Wong et al ., , Likar et al ., ].…”
Section: Main Findingsmentioning
confidence: 99%
“…Other important strategies are to ensure that any potential problems such as floating conductors and dielectrics have either appropriate bleed paths to reduce charge build up or filters to minimize the size and passage of any resultant ESD pulses. Finally, lab testing is sometimes carried out to investigate the susceptibility of hardware to ESD, and the impact should occur [Likar et al, 2009;Wright et al, 2012;Hoang et al, 2012;Wong et al, 2013, Likar et al, 2013. 2.2.3.…”
Section: Design Phasementioning
confidence: 99%