2013
DOI: 10.1109/tcst.2012.2226034
|View full text |Cite
|
Sign up to set email alerts
|

Eliminating Concurrency Bugs in Multithreaded Software: A New Approach Based on Discrete-Event Control

Abstract: Abstract-Computer hardware is moving from uniprocessor to multicore architectures. One problem arising in this evolution is that only parallel software can exploit the full performance potential of multicore architectures, and parallel software is far harder to write than conventional serial software. One important class of failures arising in parallel software is circularwait deadlock in multithreaded programs. In our on-going Gadara project, we use a special class of Petri nets, called Gadara nets, to system… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
26
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
6
1

Relationship

2
5

Authors

Journals

citations
Cited by 30 publications
(26 citation statements)
references
References 26 publications
0
26
0
Order By: Relevance
“…Several industrial case studies highlighted the advantages of the proposed approach. Liao et al (2013) used a special class of Petri nets, called Gadara nets, to systematically model multithreaded programs with lock allocation and release operations. They proposed an efficient optimal control synthesis methodology for ordinary Gadara nets that exploited the structural properties of Gadara nets via siphon analysis.…”
Section: Implementation/programmingmentioning
confidence: 99%
“…Several industrial case studies highlighted the advantages of the proposed approach. Liao et al (2013) used a special class of Petri nets, called Gadara nets, to systematically model multithreaded programs with lock allocation and release operations. They proposed an efficient optimal control synthesis methodology for ordinary Gadara nets that exploited the structural properties of Gadara nets via siphon analysis.…”
Section: Implementation/programmingmentioning
confidence: 99%
“…The key of the Monitor Place Synthesis Algorithm is to find an appropriate linear inequality constraint in the form of (19) for each element C u ∈ C (2) u , so that we can employ SBPI to synthesize a monitor place to prevent C u , and finally obtain an admissible controlled Gadara net. In general, for any given C u ∈ C (2) u , we can find an associated linear inequality constraint in two stages.…”
Section: H Monitor Place Synthesis Algorithmmentioning
confidence: 99%
“…In Stage 1, we specify a linear inequality constraint in the form of (19) for C u , according to the discussion following Theorem 2. From the above discussion of UCCOR, we know that C u contains only "1" or "χ" components.…”
Section: H Monitor Place Synthesis Algorithmmentioning
confidence: 99%
See 1 more Smart Citation
“…The general framework of this methodology, called ICOG for Iterative Control Of Gadara nets, is presented in [31], while its customization to the case of programs modeled by Gadara nets is presented in [32] and referred to as ICOG-O therein, since the nets involved remain ordinary throughout the iterations. This approach does not guarantee at the outset that the number of control places will be minimized.…”
Section: Control Logic Synthesismentioning
confidence: 99%