2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST) 2017
DOI: 10.1109/asianhost.2017.8354004
|View full text |Cite
|
Sign up to set email alerts
|

Employing dual-complementary flip-flops to detect EMFI attacks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(9 citation statements)
references
References 9 publications
0
9
0
Order By: Relevance
“…Three out of the seven discussed sensor designs do not require any tuning. These are the self looped D-flip flop based design [50], the design centered around the Hogge phase detector [53], and the flip flop duplication based approach [52]. Only the Dflip flop-based design advertises to be capable of detecting another fault injection method, namely BBI.…”
Section: Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…Three out of the seven discussed sensor designs do not require any tuning. These are the self looped D-flip flop based design [50], the design centered around the Hogge phase detector [53], and the flip flop duplication based approach [52]. Only the Dflip flop-based design advertises to be capable of detecting another fault injection method, namely BBI.…”
Section: Discussionmentioning
confidence: 99%
“…When unlocking of the PLL is detected, an alarm is raised. C. Deshpande et al [52] used a redundancy-based approach where critical flip flops were duplicated to detect incorrect data being latched into the flip flop. J. Breier et al [53] used a Hogge phase detector to detect phase errors in a ring oscillator as an EMFI detector.…”
Section: Surveymentioning
confidence: 99%
See 1 more Smart Citation
“…In a later work, Timmers et al [54] showed that in an embedded Linux Operating System (OS) the privileges can be escalated from user to system privileges by performing VFI. By performing VFI against AMD's Secure Processor (SP), Buhren et al [11] where able to control the key management and by this, compromise the security of AMD's Secure Encrypted Virtualization (SEV [4,5,32,38,39,48] and Hardware Level Countermeasuress (HLCs) [10,17,19,22,30,31,50,61]. Due to the higher abstraction of ILCs, these protect against a certain Fault Model, whereas the HLCs are generally deployed to protect against a certain type of FI.…”
Section: Related Workmentioning
confidence: 99%
“…This paper [7] proposes a low-cost, fully digital and cycle-accurate mechanism. The proposed sensor circuit consists of an existing main flip-flop and an additional shadow flip-flop that capture complementary values at every clock cycle.…”
Section: Dual Complementary Flip-flop Detectormentioning
confidence: 99%