Energy-Efficient Task Scheduling in Design of Multithread Time Predictable Real-Time Systems

Antolak, Ernest; Pułka, Andrzej

doi:10.1109/access.2021.3108912

Cited by 10 publications

(48 citation statements)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The experiments also showed that very often, the need to reduce energy consumption entails a reduction in system performance [2]. In the case of real-time applications, when task deadlines are crucial, making the final design decision is very difficult.…”

Section: Related Workmentioning

confidence: 99%

“…There are four basic techniques for minimizing power dissipation in embedded electronic systems: voltage scaling, frequency scaling, power gating, and clock gating. As is well known, many theoretical considerations, as well as practical experiments, have shown that the energy consumed by electronic circuits strongly depends on the operating frequency [2,8,9,[15][16][17][18].…”

Section: Related Workmentioning

confidence: 99%

“…Generally, it is recommended to avoid caches in real-time systems. As many works have reported, the scheduling of tasks and their mapping to available resources also may balance the system loading and better use its capacities [2,[19][20][21][22]. The methodology proposed in [19] uses a group-based, energy-efficient dual-priority scheduling (GEDP) that isolates different types of tasks and, thus, allows avoiding disruption and minimizing the context switches between tasks.…”

Section: Related Workmentioning

confidence: 99%

“…For a few years, the group has been working on a low-level approach, i.e., on hardware architectures of time-predictable systems. Recently the authors have proposed a few algorithms that allow directing the synthesis towards energy-efficient solutions [2]. In this paper, the different multi-task architectures of safety-critical systems are compared.…”

Section: Different Configurations Of Real-time Systemsmentioning

confidence: 99%

“…The main effort has been toward the minimization of the total energy consumed by the system. All investigations and practical experiments have been carried out on original architecture, developed in the Department of Electronics, Electrical Engineering and Microelectronics (formerly, the Institute of Electronics) [2][3][4].…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

An Analysis of the Impact of Gating Techniques on the Optimization of the Energy Dissipated in Real-Time Systems

Antolak

Pułka

2022

Applied Sciences

Self Cite

View full text Add to dashboard Cite

The paper concerns research on electronics-embedded safety systems. The authors focus on the optimization of the energy consumed by multitasking real-time systems. A new flexible and reconfigurable multi-core architecture based on pipeline processing is proposed. The presented solution uses thread-interleaving mechanisms that allow avoiding hazards and minimizing unpredictability. The proposed architecture is compared with the classical solutions consisting of many processors and based on the scheme using one processor per single task. Energy-efficient task mapping is analyzed and a design methodology, based on minimizing the number of active and utilized resources, is proposed. New techniques for energy optimization are proposed, mainly, clock gating and switching-resources blocking. The authors investigate two main factors of the system: setting the processing frequency, and gating techniques; the latter are used under the assumption that the system meets the requirements of time predictability. The energy consumed by the system is reduced. Theoretical considerations are verified by many experiments of the system's implementation in an FPGA structure. The set of tasks tested consists of programs that implement Mälardalen WCET benchmark algorithms. The tested scenarios are divided into periodic and non-periodic execution schemes. The obtained results show that it is possible to reduce the dynamic energy consumed by real-time applications' meeting their other requirements.

show abstract

Section: Related Workmentioning

confidence: 99%

Section: Related Workmentioning

confidence: 99%

Section: Related Workmentioning

confidence: 99%

Section: Different Configurations Of Real-time Systemsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

An Analysis of the Impact of Gating Techniques on the Optimization of the Energy Dissipated in Real-Time Systems

Antolak

Pułka

2022

Applied Sciences

Self Cite

View full text Add to dashboard Cite

show abstract

Three-Way Ensemble Prediction for Workload in the Data Center

Shi

Jiang

2022

IEEE Access

View full text Add to dashboard Cite

Accurate prediction of the cloud data center workload used to improve resource utilization and reduce energy consumption, is a vital methodology and technology in cloud computing. However, the workload presents a quasi-volatile, is challenging to obtain accurate results in cloud resource management. In this paper, the three-way ensemble prediction for workload in the data center is first proposed to improve the accuracy of the prediction. Moreover, we first defined the workload as the stable period, the volatility period, and the jitter period and adopted a simulated annealing algorithm to learn the optimal threshold to divide the workload. Then, according to the basic idea of the three-way decision model (i.e., TAO model), we assigned various prediction models based on workload characteristics and a priori error prediction to improve the prediction accuracy further. Finally, all the experimental results carried on the CPU load monitoring logs from Google cluster trace and compared with ARIMA, NN, and DMASVR-3WD, TWD-RCPM improve the accuracy of workload prediction by 69.0%, 68.6% and 72.6%, respectively.INDEX TERMS three-way decision, three-way division, cost assessment, load prediction, cloud energy consumption I. INTRODUCTION

show abstract

Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation

Zagan

Găitan

2023

IEEE Access

View full text Add to dashboard Cite

In dynamic real-time systems (RTS), the synchronous communication model is a source of unpredictable behaviors caused by the difficulty of estimating the maximum lockdown time in a process. Inter-task communication is a critical issue in RTS, even in the case of uniprocessor architectures. Using an FPGA-based development platform, through an SoC project, the implementation of HW_nMPRA_RTOS (a unified acronym for multi pipeline register architecture (nMPRA) where n is the degree of datapath resource multiplication, hardware scheduler engine (nHSE) for n threads and RTOS application programming interface (API)), dedicated processor architecture was developed, simulated and validated. This paper propose an innovative soft-core implementation to reduce interrupt latencies, while maintaining strong spatial and temporal isolation. Among the results which contain relevance and novelty, we can mention: rapid tasks context switching (1 clock cycle); The implementation of a distributed and versatile interrupt system which allows the interrupt attachment to any task; The implementation of a static scheduler and support for the dynamic tasks scheduling; Rapid response to events of up to 2 clock cycles. We demonstrate the architecture's predictability, scalability, and performance by running a set of benchmark applications on several configurations of HW_nMPRA_RTOS synthesized on a Xilinx 7 Series FPGA.INDEX TERMS Hardware RTOS, microprocessor, scheduling, field-programmable gate arrays (FPGA), real-time systems

show abstract

Energy-Efficient Task Scheduling in Design of Multithread Time Predictable Real-Time Systems

Cited by 10 publications

References 29 publications

An Analysis of the Impact of Gating Techniques on the Optimization of the Energy Dissipated in Real-Time Systems

An Analysis of the Impact of Gating Techniques on the Optimization of the Energy Dissipated in Real-Time Systems

Three-Way Ensemble Prediction for Workload in the Data Center

Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation

Contact Info

Product

Resources

About