2017
DOI: 10.1109/tvlsi.2016.2604346
|View full text |Cite
|
Sign up to set email alerts
|

Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
2
2
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…Interest in the acceleration of arithmetic circuits using redundant number systems is growing. Signed-digit representations have been used within high-radix adders [10] and dividers [11], and constant-vector multipliers [12], to improve performance and reduce power consumption versus their conventional equivalents. Fast multipliers using signed-digit representation during their partial product generation [13] and reduction [14] steps have also been proposed.…”
Section: Hardware Applications Of Redundancymentioning
confidence: 99%
“…Interest in the acceleration of arithmetic circuits using redundant number systems is growing. Signed-digit representations have been used within high-radix adders [10] and dividers [11], and constant-vector multipliers [12], to improve performance and reduce power consumption versus their conventional equivalents. Fast multipliers using signed-digit representation during their partial product generation [13] and reduction [14] steps have also been proposed.…”
Section: Hardware Applications Of Redundancymentioning
confidence: 99%