2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS) 2016
DOI: 10.1109/rains.2016.7764404
|View full text |Cite
|
Sign up to set email alerts
|

Enhanced ground bounce noise reduction in low leakage CMOS multiplier cell

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…Sreenivasulu and Rao [15] reported that transistor sizing techniques are adopted to reduce ground bounce noise. Based on literature [16], low leakage multiplier circuit is designed to control ground bounce noise using a stacked sleep transistor with a delayed select signal. Kumar et al [17] stated that multi-VDD level converter is used in PG technique to reduce the leakage current and ground bounce.…”
Section: Stacking Pg Approachmentioning
confidence: 99%
“…Sreenivasulu and Rao [15] reported that transistor sizing techniques are adopted to reduce ground bounce noise. Based on literature [16], low leakage multiplier circuit is designed to control ground bounce noise using a stacked sleep transistor with a delayed select signal. Kumar et al [17] stated that multi-VDD level converter is used in PG technique to reduce the leakage current and ground bounce.…”
Section: Stacking Pg Approachmentioning
confidence: 99%