Enhancement of power amplifier efficiency through dynamic bias switching

Khanifar, A.; Maslennikov, N.; Modina, R.; Gurvich, M.

doi:10.1109/mwsym.2004.1339016

Cited by 24 publications

(8 citation statements)

References 3 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…ET uses a linear PA and a controlled supply voltage, which tracks the input envelope. When the supply voltage tracks the instantaneous envelope modulation signal, it is called Wide Bandwidth ET (WBET) [6]- [9]; when the supply voltage tracks the long-term average of the input envelope power, it is called Average ET (AET) [10]- [11]; when the supply voltage switches to different step levels according to the input envelope power, it is called Step ET (SET) [12], [13]. In ET we dynamically bias the RF transistor so that the RF transistor working in the high efficiency compression region over a wide dynamic range of output power and improve the PA average efficiency.…”

Section: A Paper Organizationmentioning

confidence: 99%

Design and Simulation of a Wideband Hybrid EnvelopeTracking Power Amplifier Using LDMOS Transistor

Arianyan¹,

Abdipour²,

Mohammadi³

et al. 2012

IJCEE

View full text Add to dashboard Cite

Abstract-There are many methods for improving the efficiency of the power amplifier, one of which is Hybrid EER that we use. In this technique, the signal is divided into two parts. In a path the information in the envelope of the signal is detected and is applied to the drain of the transistor. By this method the voltage of the drain is variable and is related to the amplitude of the input signal. In another path the signal is fed to the RF amplifier. In this paper we introduce EER, ET and HEER techniques and explain the envelope amplifier. Design of the envelope amplifier is very important in the system; since it plays a chief role in the total efficiency. We have designed the power amplifier using the MRF6S27015N MOTOROLA transistor in LDMOS technology and applied HEER to our amplifier. It caused more than 50% of PAE in a wide range of input power.Index Terms-Envelope elimination and restoration, envelope amplifier, power amplifier.

show abstract

Section: A Paper Organizationmentioning

confidence: 99%

Design and Simulation of a Wideband Hybrid EnvelopeTracking Power Amplifier Using LDMOS Transistor

Arianyan¹,

Abdipour²,

Mohammadi³

et al. 2012

IJCEE

View full text Add to dashboard Cite

show abstract

“…To improve the average efficiency of the PAs, various methods have been pursued . Bias modulation techniques are very straightforward efficiency enhancement methods.…”

Section: Introductionmentioning

confidence: 99%

“…Discrete bias control method (dynamic bias switching or DBS) is one of the alternative methods to increase the average efficiency of the PA. It dynamically provides multilevel (mostly two‐level) bias voltages to the drain or collector of the PA according to the amplitude of the envelope signal . For the two‐level DBS, if the envelope signal is lower than the threshold voltage, a low bias voltage is applied to the drain or collector of the PA.…”

Section: Introductionmentioning

confidence: 99%

Efficiency enhanced CMOS digitally controlled dynamic bias switching power amplifier for LTE

Kim¹,

Bae

Ham³

et al. 2015

Micro & Optical Tech Letters

View full text Add to dashboard Cite

This article presents an efficiency enhanced CMOS power amplifier using a digitally controlled dynamic bias switching method. It is composed of a dynamic bias switching circuit and a power amplifier circuit. The control signal for bias switching operation is generated by the digital signal processing unit according to the amplitude of the envelope signal. Then, the dynamic bias switching circuit offers two different supply voltages to the drain of the power amplifier. The low supply voltage is generated by a DC–DC converter within the dynamic bias switching circuit, while the high voltage can be directly supplied by the battery. The threshold voltage for the envelope signal and the low supply voltage level were analytically optimized for maximum efficiency enhancement using the envelope statistics of the LTE signal. The gain difference between low and high bias voltage conditions was compensated for better linearity of the power amplifier. The proposed dynamic bias and power amplifier IC's were designed and fabricated using 0.18 μm CMOS process. The fabricated CMOS power amplifier IC using the dynamic bias switching method was evaluated using a 64 QAM LTE up‐link signal which has a center frequency of 1.75 GHz, a signal bandwidth of 5 MHz, and a peak‐to‐average power ratio of 7.76 dB. It exhibited a power‐added efficiency of 39.3% and an error vector magnitude of 4.6% at an average output power of 22 dBm, while the stand‐alone CMOS power amplifier has an efficiency of 34.5%. © 2015 Wiley Periodicals, Inc. Microwave Opt Technol Lett 57:2315–2321, 2015

show abstract

“…DBS(Dynamic Bias Switching)는 ET와 유사한 동작원리 를 가지는 bias modulation 기술이다. 그러나 ET가 연속되 는 드레인 전압을 사용하는데 반해 2단계의 레벨을 갖는 전압을 교차 스위칭함으로써 전력 증폭기에 DC 전력을 공급해 주는 방법을 사용한다 [13]～ [15] . DDBS(Digitally-controlled Dynamic Bias Switching)는 DBS 와 똑같은 동작 특성을 갖지만, 입력 신호의 크기에 따라 두 단계의 레벨을 갖는 제어 신호를 디지털로 처리하여 구성이 간단하고 제어가 용이하다는 장점을 가진다 [16] .…”

unclassified

Efficiency Improvement of Power Amplifier Using a Digitally-Controlled Dynamic Bias Switching for LTE Base Station

Seo¹,

Lee²,

Park

et al. 2014

The Journal of Korean Institute of Electromagnetic Engineering

View full text Add to dashboard Cite

This paper presents an efficiency enhancement for the high power amplifier using DDBS(Digitally-controlled Dynamic Bias Switching) method which dynamically provides the power amplifier with two bias voltage levels according to the input envelope signal. It is quite easy to adjust the control signal by using a digital processing. The fabricated DDBS PA was evaluated using an 64 QAM FDD LTE signal, which has a center frequency of 2.6 GHz, a bandwidth of 10 MHz and a PAPR of 9.5 dB. The DDBS increases the power amplifier's PAE(Power-Added Efficiency) from 40.9 % to 48 %, at an average output power level of 43 dBm. . 이렇게 back-off된 지점에서의 낮아진 효율 을 개선하기 위하여 다양한 방법들이 연구되어 왔다. 대 ⓒ

show abstract

Enhancement of power amplifier efficiency through dynamic bias switching

Cited by 24 publications

References 3 publications

Design and Simulation of a Wideband Hybrid EnvelopeTracking Power Amplifier Using LDMOS Transistor

Design and Simulation of a Wideband Hybrid EnvelopeTracking Power Amplifier Using LDMOS Transistor

Efficiency enhanced CMOS digitally controlled dynamic bias switching power amplifier for LTE

Efficiency Improvement of Power Amplifier Using a Digitally-Controlled Dynamic Bias Switching for LTE Base Station

Contact Info

Product

Resources

About