2013 IEEE 31st International Conference on Computer Design (ICCD) 2013
DOI: 10.1109/iccd.2013.6657071
|View full text |Cite
|
Sign up to set email alerts
|

Equivalence checking of partial designs using dependency quantified Boolean formulae

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
19
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 32 publications
(19 citation statements)
references
References 12 publications
0
19
0
Order By: Relevance
“…In order to be able to express the dependencies correctly, one has to resort to DQBF ( [36], see also Section 2.3). It is able to express arbitrary dependencies and therefore constitutes a complete decision method for arbitrary incomplete combinational circuits.…”
Section: Complete Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…In order to be able to express the dependencies correctly, one has to resort to DQBF ( [36], see also Section 2.3). It is able to express arbitrary dependencies and therefore constitutes a complete decision method for arbitrary incomplete combinational circuits.…”
Section: Complete Methodsmentioning
confidence: 99%
“…The approach of [32,33] solves the PEC problem exactly, but it is restricted to problem instances of moderate sizes, since the black boxes are replaced by function tables using an exponential number of Boolean variables. A more efficient complete approach, based on solving dependency quantified Boolean formulas (DQBFs) was presented in [36].…”
Section: Unknown Values In Verificationmentioning
confidence: 99%
“…All of them encode partial equivalence checking (PEC) problems, i.e., circuits containing some "black boxes" compared against full circuits. This benchmark set includes the benchmarks of the 3-bit arithmetic circuits adder and the 16-bit arbiter implementations bitcell and lookahead from [11], and also the circuit family pec_xor from [16] about comparing the XOR of input bits against a random Boolean function. We converted those benchmarks to DQDIMACS format, and then ran iDQ on them.…”
Section: Resultsmentioning
confidence: 99%
“…This includes, e.g., partial information non-cooperative games [32] or certain bit-vector logics [25,38] used in the context of Satisfiability Modulo Theories (SMT). More recently, also applications in the area of equivalence for partial implementations [15,16] and synthesis for fragments of linear temporal logic [9] have been discussed and translations to DQBF have been proposed.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation