In this paper the problem of increasing the reliability of the designed devices, implemented on the matrix VLSI has been considered. The proposed approach consists in the choosing of the special area in the chip during mapping procedure at the packaging level. Using of such approach allows for designer to obtain more optimal topology solution, and thus will increase the reliability of designed devices.