Evaluation of Diverse Compiling for Software-Fault Detection

Höller, Andrea; Kajtazovic, Nermin; Rauter, Tobias; Römer, Kay Uwe; Kreiner, Christian

doi:10.7873/date.2015.0118

Cited by 11 publications

(5 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, complex circuit configurations, such as multiplexing of different processor architectures, are not very desirable in terms of design cost. On the other hand, for detecting software faults such as program bugs, Höller et al proposed a method based on compiler options [4]. They reported that, by combining various optimization levels available in the widely-used C compilers, they were able to detect up to 70% of memory-related software bugs injected into programs.…”

Section: Related Workmentioning

confidence: 99%

“…In this paper, use of strategy-level diversity in two different design phases is discussed: strategy in logic synthesis and strategy in place-and-route. While the resource-level approach has been proposed and discussed in our earlier literature [1,2,3], the strategy-level approach is proposal of this paper, inspired by the work in which different compiler optimization levels are used to improve reliability of software [4].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Evaluation of Directive-based Heterogeneous Redundant Design Approaches for Functional Safety Systems on FPGAs

Saikai

Miyata

Manabe

et al. 2022

IJNC

View full text Add to dashboard Cite

Field programmable gate arrays (FPGAs) are now used in a wide range of application fields including aerospace, medical, and industrial infrastructure systems, where not only soft errors but also common cause faults must be treated in systems design. Although the heterogeneous redundant design is preferable in such application fields, it tends to be a large burden on system designers. Even with high-level synthesis (HLS) technologies, which have enabled productive design processes without register transfer level (RTL) descriptions, an efficient design approach for redundant design is not always clear. In this paper, we present and evaluates two heterogeneous redundant circuit design approaches for FPGAs: a resource-level approach and strategy-level approach. The resource-level approach focuses on diversity in FPGA technology mapping. For example, two different implementations for a multiplier, one with look-up tables (LUTs) and the other with digital signal processing (DSP) blocks, can form heterogeneous redundancy. The strategylevel approach makes the use of the optimization options offered by an FPGA design tool, called strategies, as a source of diversity. For example, two different implementations can be derived from the same hardware description with area oriented optimization and performance oriented optimization. With both approaches, heterogeneous implementation variants can be generated from the same hardware description code. For evaluation, we implemented homogeneous and heterogeneous redundant designs for proportional-integralderivative (PID) control with those approaches and evaluated their error detection capability and reliability with overclock simulation. The resource-level approach showed that heterogeneous redundant designs by the proposed method have a high error detection rate in both RTL and HLS implementations in an application-level circuit. Although the detection rate of the strategy-level approach was not as high as that of the resource-level one, it was shown to have a certain diversification effect.

show abstract

Section: Related Workmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Evaluation of Directive-based Heterogeneous Redundant Design Approaches for Functional Safety Systems on FPGAs

Saikai

Miyata

Manabe

et al. 2022

IJNC

View full text Add to dashboard Cite

show abstract

“…According to Debian's documentation, this work partially motivates the reproducible builds practice [15]. Holler et al [26] investigate the diverse compilation under embedded system, and experimentally quantify the e ciency of diverse compiling for so ware fault tolerance. Carnavalet and Mannan [25] conduct an empirical study, focusing on the reproducible builds in the context of security-critical so ware.…”

Section: Reproducible Build Related Workmentioning

confidence: 99%

“…For so ware ecosystems, a acks against the build environment may lead to serious consequences. By compromising the system to produce packages with backdoors [26,45], malicious behaviors such as trusting trust a ack [41] may be introduced during the build time. For example, in 2015, over 4,000 iOS applications were infected by a counterfeit version of Apple's Xcode development environment (known as XcodeGhost) [1].…”

Section: Introductionmentioning

confidence: 99%

Automated localization for unreproducible builds

Zhang

Jiang

Xuan

et al. 2018

Proceedings of the 40th International Conference on Software Engineering

View full text Add to dashboard Cite

Reproducibility is the ability of recreating identical binaries under pre-de ned build environments. Due to the need of quality assurance and the bene t of be er detecting a acks against build environments, the practice of reproducible builds has gained popularity in many open-source so ware repositories such as Debian and Bitcoin. However, identifying the unreproducible issues remains a labour intensive and time consuming challenge, because of the lacking of information to guide the search and the diversity of the causes that may lead to the unreproducible binaries.In this paper we propose an automated framework called RepLoc to localize the problematic les for unreproducible builds. RepLoc features a query augmentation component that utilizes the information extracted from the build logs, and a heuristic rule-based ltering component that narrows the search scope. By integrating the two components with a weighted le ranking module, RepLoc is able to automatically produce a ranked list of les that are helpful in locating the problematic les for the unreproducible builds. We have implemented a prototype and conducted extensive experiments over 671 real-world unreproducible Debian packages in four di erent categories. By considering the topmost ranked le only, RepLoc achieves an accuracy rate of 47.09%. If we expand our examination to the top ten ranked les in the list produced by RepLoc, the accuracy rate becomes 79.28%. Considering that there are hundreds of source code, scripts, Make les, etc., in a package, RepLoc signi cantly reduces the scope of localizing problematic les. Moreover, with the help of RepLoc, we successfully identi ed and xed six new unreproducible packages from Debian and Guix.

show abstract

“…As part of the efforts for developing solutions to address the demands of Autonomous Driving, industry and academia are investing in research on several related areas. Several works are exploring aspects of fault-tolerance in hardware architectures [1], [2], software design [3], operational systems [4], among others. [5] provides a broader look on specific reliability challenges for autonomous systems, for both automotive and robotics.…”

Section: Introductionmentioning

confidence: 99%

Special Session: AutoSoC - A Suite of Open-Source Automotive SoC Benchmarks

Silva

Bagbaba

Ruospo

et al. 2020

2020 IEEE 38th VLSI Test Symposium (VTS)

View full text Add to dashboard Cite

The current demands for autonomous driving generated momentum for an increase in research in the different technologies required for these applications. Nonetheless, the limited access to representative designs and industrial methodologies poses a challenge to the research community. Considering this scenario, there is a high demand for an open-source solution that could support development of research targeting automotive applications. This paper presents the current status of AutoSoC, an automotive SoC benchmark suite that includes hardware and software elements and is entirely open-source. The objective is to provide researchers with an industrial-grade automotive SoC that includes all essential components, is fully customizable, and enables analysis of functional safety solutions and automotive SoC configurations. This paper describes the available configurations of the benchmark including an initial assessment for ASIL B to D configurations.

show abstract

Evaluation of Diverse Compiling for Software-Fault Detection

Cited by 11 publications

References 0 publications

Evaluation of Directive-based Heterogeneous Redundant Design Approaches for Functional Safety Systems on FPGAs

Evaluation of Directive-based Heterogeneous Redundant Design Approaches for Functional Safety Systems on FPGAs

Automated localization for unreproducible builds

Special Session: AutoSoC - A Suite of Open-Source Automotive SoC Benchmarks

Contact Info

Product

Resources

About