Evaluation of fortran vector compilers and preprocessors

Luecke, Glenn R.; Haque, Waqar; Hoekstra, James; Jespersen, Howard; Coyle, James J.

doi:10.1002/spe.4380210902

Cited by 2 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, many important multimedia applications are difficult to vectorize. Complicated loop transformation techniques such as loop fission and scalar expansion are required to parallelize loops that are only partially vectorizable [2,5,19]. Consequently, no commercial compiler currently implements this functionality.…”

Section: Introductionmentioning

confidence: 99%

Exploiting superword level parallelism with multimedia instruction sets

LarsenSamuel¹,

Amarasinghe²

2000

SIGPLAN Not.

131

127

View full text Add to dashboard Cite

Increasing focus on multimedia applications has prompted the addition of multimedia extensions to most existing general-purpose microprocessors. This added functionality comes primarily with the addition of short SIMD instructions. Unfortunately, access to these instructions is limited to in-line assembly and library calls. Generally, it has been assumed that vector compilers provide the most promising means of exploiting multimedia instructions. Although vectorization technology is well understood, it is inherently complex and fragile. In addition, it is incapable of locating SIMD-style parallelism within a basic block.In this thesis we introduce the concept of Superword Level Parallelism (SLP), a novel way of viewing parallelism in multimedia and scientific applications. We believe SLP is fundamentally different from the loop level parallelism exploited by traditional vector processing, and therefore demands a new method of extracting it. We have developed a simple and robust compiler for detecting SLP that targets basic blocks rather than loop nests. As with techniques designed to extract ILP, ours is able to exploit parallelism both across loop iterations and within basic blocks. The result is an algorithm that provides excellent performance in several application domains. In our experiments, dynamic instruction counts were reduced by 46%. Speedups ranged from 1.24 to 6.70.

show abstract

Section: Introductionmentioning

confidence: 99%

Exploiting superword level parallelism with multimedia instruction sets

LarsenSamuel¹,

Amarasinghe²

2000

SIGPLAN Not.

131

127

View full text Add to dashboard Cite

show abstract

Exploiting superword level parallelism with multimedia instruction sets

Larsen¹,

Amarasinghe²

2000

Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation

267

View full text Add to dashboard Cite

Increasing focus on multimedia applications has prompted the addition of multimedia extensions to most existing general-purpose microprocessors. This added functionality comes primarily with the addition of short SIMD instructions. Unfortunately, access to these instructions is limited to in-line assembly and library calls. Generally, it has been assumed that vector compilers provide the most promising means of exploiting multimedia instructions. Although vectorization technology is well understood, it is inherently complex and fragile. In addition, it is incapable of locating SIMD-style parallelism within a basic block. In this thesis we introduce the concept of Superword Level Parallelism (SLP), a novel way of viewing parallelism in multimedia and scientific applications. We believe SLP is fundamentally different from the loop level parallelism exploited by traditional vector processing, and therefore demands a new method of extracting it. We have developed a simple and robust compiler for detecting SLP that targets basic blocks rather than loop nests. As with techniques designed to extract ILP, ours is able to exploit parallelism both across loop iterations and within basic blocks. The result is an algorithm that provides excellent performance in several application domains. In our experiments, dynamic instruction counts were reduced by 46%. Speedups ranged from 1.24 to 6.70.

show abstract

Evaluation of fortran vector compilers and preprocessors

Cited by 2 publications

References 5 publications

Exploiting superword level parallelism with multimedia instruction sets

Exploiting superword level parallelism with multimedia instruction sets

Exploiting superword level parallelism with multimedia instruction sets

Contact Info

Product

Resources

About