Executing Hardware as Parallel Software for Picoblaze Networks

Yu, Pengyuan; Schaumont, Patrick

doi:10.1109/fpl.2006.311237

Cited by 3 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…On the x-axis, the 'state_machine' label refers to a complex finite state machine (FSM) that is used to control 1024 PicoBlaze cores on a single FPGA chip (XCZU7EV-2FFVC1156). The FSM is written by the authors and follows the work presented in [75]. It is an RTES application that uses a myriad of cores for the adaptive routing and serving of swarms of incoming network traffic (miniature web servers running on PicoBlaze instances).…”

Section: Max Freq Cpimentioning

confidence: 99%

A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture

Ali

Pora

2022

Electronics

View full text Add to dashboard Cite

This paper proposes a new deterministic branch prediction unit to achieve a uniformly timed instruction set architecture (ISA). The deterministic ISA is achieved by utilizing two address buses in conjunction with dual-port block RAMs that are common in commercial FPGAs. The goal is to remove mandatory branch and load delays to achieve a uniform one clock cycle per every instruction. To demonstrate the concept, the proposed architecture is applied to the Xilinx PicoBlaze firm core. The result is a new soft core named DAP-Zipi8 that reduces the clock per instruction (CPI) metric of PicoBlaze from two to one at the expense of extra logic and a longer critical path. The increased critical path reduces maximum achievable clock speed from 357.509 MHz to 224.022 MHz. Merging the gain in CPI with the loss in maximum clock frequency still improves overall processor performance by 18.28–19.49%. The high-performance deterministic DAP-Zipi8 is a viable choice for hard RTES applications.

show abstract

Section: Max Freq Cpimentioning

confidence: 99%

A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture

Ali

Pora

2022

Electronics

View full text Add to dashboard Cite

show abstract

“…The use of FPGA platforms in the exploration of new computer architectures and embedded systems has proven successful (Li & Hammami, 2009), (Yu & Schaumont, 2006). Along with the introduction of FPGAs in this field, languages for hardware description (HDL) such as VHDL and Verilog also help promote the use of reconfigurable logic devices in the exploration of new digital systems (Skahill, 1996), (Brown & Vranesic, 2000).…”

Section: Fpgasmentioning

confidence: 99%

Concepts of Communication and Synchronization in FPGA-Based Embedded Multiprocessor Systems

Antonio‐Torres¹

2012

Embedded Systems - High Performance Systems, Applications and Projects

View full text Add to dashboard Cite

A resource-efficient monitoring architecture for hardware accelerated self-adaptive online data stream compression

Najmabadi

Pandit

Tran

et al. 2017

2017 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)

View full text Add to dashboard Cite

Executing Hardware as Parallel Software for Picoblaze Networks

Cited by 3 publications

References 7 publications

A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture

A Deterministic Branch Prediction Technique for a Real-Time Embedded Processor Based on PicoBlaze Architecture

Concepts of Communication and Synchronization in FPGA-Based Embedded Multiprocessor Systems

A resource-efficient monitoring architecture for hardware accelerated self-adaptive online data stream compression

Contact Info

Product

Resources

About