2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS) 2018
DOI: 10.1109/nocs.2018.8512169
|View full text |Cite
|
Sign up to set email alerts
|

Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

1
8
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 11 publications
(10 citation statements)
references
References 19 publications
1
8
0
Order By: Relevance
“…Although recent proposed DTMs [10,13] employ analytical thermal models to predict per-core temperature by profiling the applications at design time, these DTMs prevent thermal monitoring due to the high computational costs and the data-dependency algorithms. Another alternative to avoid thermal monitoring is patterning the many-core to map applications [9]. Patterning mapping may lead to either resources underutilization (excessive number of dark cores) or communication performance degradation to meet power and temperature requirements.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Although recent proposed DTMs [10,13] employ analytical thermal models to predict per-core temperature by profiling the applications at design time, these DTMs prevent thermal monitoring due to the high computational costs and the data-dependency algorithms. Another alternative to avoid thermal monitoring is patterning the many-core to map applications [9]. Patterning mapping may lead to either resources underutilization (excessive number of dark cores) or communication performance degradation to meet power and temperature requirements.…”
Section: Related Workmentioning
confidence: 99%
“…The first one is to present the Chronos platform, which abstractly models an NoC-based many-core with an instruction-cycle accuracy by using power characterization at the RTL level. The second goal is to apply a DTM heuristic for large-scale systems (64 cores) and perform a comparison of the proposed heuristics with static mapping techniques, such as patterning (dark silicon technique [9,10]) and spiral (performance-driven heuristic [11]).…”
Section: Introductionmentioning
confidence: 99%
“…Some studies used dark cores to migrate the tasks. Studies in [26]- [29] used a virtual task migration to pattern the active and dark cores for optimizing the communication and computation performance of dark silicon many-core systems. This technique moves the location of dark cores and not the actual tasks.…”
Section: Related Workmentioning
confidence: 99%
“…However, the above mapping approaches still do not exploit dark cores for better performance [8]. Although an early study in [9] presents a dark-core-aware migration algorithm to produce better computation performance, it does not address the changing computation demands of applications.…”
Section: B Dynamic Mapping With Task Migrationmentioning
confidence: 99%
“…In anticipation that "cold" dark cores can be used for heat dissipation purposes, when an application is mapped to run on active cores, a few dark cores can also be allocated to the same application. There have been a number of studies on mapping applications to both active and dark cores [4]- [9]. They basically allocate dark cores to applications in the way that the active cores are allowed to operate at higher frequency levels, and thus, achieve higher performance at a cost of higher power consumption.…”
Section: Introductionmentioning
confidence: 99%