2015 IEEE 18th International Conference on Computational Science and Engineering 2015
DOI: 10.1109/cse.2015.54
|View full text |Cite
|
Sign up to set email alerts
|

EXTRA: Towards an Efficient Open Platform for Reconfigurable High Performance Computing

Abstract: Abstract-To handle the stringent performance requirements of future exascale-class applications, High Performance Computing (HPC) systems need ultra-efficient heterogeneous compute nodes. To reduce power and increase performance, such compute nodes will require hardware accelerators with a high degree of specialization. Ideally, dynamic reconfiguration will be an intrinsic feature, so that specific HPC application features can be optimally accelerated, even if they regularly change over time.In the EXTRA proje… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
2
1
1

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…To alleviate this hurdle, the FET project "EXTRA" (Exploiting eXascale Technology with Reconfigurable Architectures -GA 671653) [2] focused on devising efficient ways to deploy ultra-efficient heterogeneous compute nodes in order to meet the massive performance requirements of future exascale High Performance Computing (HPC) applications. A major outcome was the design and implementation of a novel framework that maps applications onto FPGAs employing a Decoupled Access Execute Reconfigurable (DAER) architecture for HPC platforms [1], originally based on the idea of Decoupled Access-Execute architectures [7].…”
Section: Introduction and Conceptmentioning
confidence: 99%
“…To alleviate this hurdle, the FET project "EXTRA" (Exploiting eXascale Technology with Reconfigurable Architectures -GA 671653) [2] focused on devising efficient ways to deploy ultra-efficient heterogeneous compute nodes in order to meet the massive performance requirements of future exascale High Performance Computing (HPC) applications. A major outcome was the design and implementation of a novel framework that maps applications onto FPGAs employing a Decoupled Access Execute Reconfigurable (DAER) architecture for HPC platforms [1], originally based on the idea of Decoupled Access-Execute architectures [7].…”
Section: Introduction and Conceptmentioning
confidence: 99%
“…The open platform is described in Section 3. Developed in the context of the Exploiting eXascale Technology with Reconfigurable Architectures (EXTRA) project [6][7][8][9], the platform provides an integrated environment for application design, development, and deployment on reconfigurable architectures. The idea of this new and flexible exploration platform is to enable the joint optimization of architecture, tools, applications, and reconfiguration technology in order to prepare for the HPC machines of the future.…”
Section: Introductionmentioning
confidence: 99%