2004 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (IEEE Cat. No.04CH37530)
DOI: 10.1109/asmc.2004.1309614
|View full text |Cite
|
Sign up to set email alerts
|

"Extreme edge engineering" - 2 mm edge exclusion challenges and cost-effective solutions for yield enhancement in high volume manufacturing for 200 and 300 mm wafer fabs

Abstract: Nicholas.CIements@,infineon.com P a u l . J o w e t t @ l &hen.F ereusonlhinfineon. c o q pan.Manson@infineon.co m Cort.Dem-' MarkRichmo AbstractSignficanrfinancial benefifs are realized by reducing the wafer edge erclurion to gain additional producfive chips as well as enhance the yield of fhe former edge-mosr region of the wafer. Challenges are discussed and cos:. ejfpcrive solutions provided for major unir process and inlegration issues such as plasma-efch induced blocked/dis:ortedpa:tern, image displacemen… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…Due to the influence of tip/edge effect, the electrostatic field will be distorted at the edge, and the etch depth near the edge is different from that far from the edge because the microstructures have different tilt angles [18]. To our best knowledge, even for the HVM (high volume manufacturing) plasma tools, the published literature still shows an edge exclusion (EE) of 2 mm [19]. Thus, in addition to the uniformity in the vertical direction (etch depth and etch rate), the tilt effect in the wafer edge will reduce the etch depth, which can be considered as an issue of the uniformity in the lateral direction.…”
Section: Introductionmentioning
confidence: 99%
“…Due to the influence of tip/edge effect, the electrostatic field will be distorted at the edge, and the etch depth near the edge is different from that far from the edge because the microstructures have different tilt angles [18]. To our best knowledge, even for the HVM (high volume manufacturing) plasma tools, the published literature still shows an edge exclusion (EE) of 2 mm [19]. Thus, in addition to the uniformity in the vertical direction (etch depth and etch rate), the tilt effect in the wafer edge will reduce the etch depth, which can be considered as an issue of the uniformity in the lateral direction.…”
Section: Introductionmentioning
confidence: 99%