1997
DOI: 10.1016/s0038-1101(97)00103-2
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication and characterization of GaN FETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

7
62
0

Year Published

1999
1999
2024
2024

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 143 publications
(72 citation statements)
references
References 15 publications
7
62
0
Order By: Relevance
“…5. The FET was fabricated with a drainsource spacing of 5 m, a gate width of 150 m and a gate length of 1.5 m. The 200-nm-thick n-GaN active channel layer was grown on top of a 3-m-thick, undoped, highresistivity GaN buffer layer in order to separate the active part of the device from the higher-defect-density material near the sapphire substrate.…”
Section: A Sample and Measurement Characteristicsmentioning
confidence: 99%
See 3 more Smart Citations
“…5. The FET was fabricated with a drainsource spacing of 5 m, a gate width of 150 m and a gate length of 1.5 m. The 200-nm-thick n-GaN active channel layer was grown on top of a 3-m-thick, undoped, highresistivity GaN buffer layer in order to separate the active part of the device from the higher-defect-density material near the sapphire substrate.…”
Section: A Sample and Measurement Characteristicsmentioning
confidence: 99%
“…Current collapse refers to the trapping of charge at defects, after the application of a high drain-source voltage, which results in a significant reduction in the drain current. This effect was recently investigated in a GaN metal-semiconductor field-effect transistor 5 ͑MESFET͒, and was observed only after the device had been subjected to a large drain bias. This is consistent with the view that hot carriers were injected into the high-resistivity ͑HR͒ GaN layer, where they were trapped by deep centers.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…Besides, GaN based devices are plagued by traps that results in performance deteriorating gate-and drain-lag transients and current collapse in the I-V characteristics [10,11]. Trapping effects are dependent upon the applied signal frequency and their effect is more pronounced for frequencies less than the transconductance and output resistance dispersion frequencies [12,13].…”
Section: Ps-2mentioning
confidence: 99%