2017
DOI: 10.1109/tcpmt.2017.2695647
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication and Comparison of Bumpless Wafer-on-Wafer Integration and Bump-Containing Chip-on-Chip Integration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 24 publications
0
1
0
Order By: Relevance
“…This technology is important for novel artificial intelligence (AI) machine design using graphical processing units (GPU) architectures for example. 3D integration requires through silicon via‐contacts and various contacts, such as contacts that use either bumps or “bumpless” contacts [40] . 3D integration also offers other advantages:…”
Section: Three‐dimensional Integration Of Circuits and Systemsmentioning
confidence: 99%
“…This technology is important for novel artificial intelligence (AI) machine design using graphical processing units (GPU) architectures for example. 3D integration requires through silicon via‐contacts and various contacts, such as contacts that use either bumps or “bumpless” contacts [40] . 3D integration also offers other advantages:…”
Section: Three‐dimensional Integration Of Circuits and Systemsmentioning
confidence: 99%