2011
DOI: 10.1155/2011/250350
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication of Lateral Polysilicon Gap of Less than 50 nm Using Conventional Lithography

Abstract: We report a thermal oxidation process for the fabrication of nanogaps of less than 50 nm in dimension. Nanogaps of this dimension are necessary to eliminate contributions from double-layer capacitance in the dielectric detection of protein or nucleic acid. The method combines conventional photolithography and pattern-size reduction techniques. The gaps are fabricated on polysilicon-coated silicon substrate with gold electrodes. The dimensions of the structure are determined by scanning electron microscopy (SEM… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

2012
2012
2014
2014

Publication Types

Select...
4
3

Relationship

2
5

Authors

Journals

citations
Cited by 13 publications
(10 citation statements)
references
References 42 publications
0
10
0
Order By: Relevance
“…In this work, 4 inch (100mm diameter) p-type silicon wafer grown by Czochralski (CZ) method is used as a starting material. The wafer is then scribed with labels and cleaned using RCA1, RCA2 and BOE solution to remove organic, inorganic contaminant and particles on the wafer surface as well as naturally grown oxide layer [12,14]. The wafer is then grown with 2883Å silicon dioxide layer (SiO 2 ) followed with 1665Å polysilicon layer deposition by LPCVD process as illustrated in fig.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…In this work, 4 inch (100mm diameter) p-type silicon wafer grown by Czochralski (CZ) method is used as a starting material. The wafer is then scribed with labels and cleaned using RCA1, RCA2 and BOE solution to remove organic, inorganic contaminant and particles on the wafer surface as well as naturally grown oxide layer [12,14]. The wafer is then grown with 2883Å silicon dioxide layer (SiO 2 ) followed with 1665Å polysilicon layer deposition by LPCVD process as illustrated in fig.…”
Section: Methodsmentioning
confidence: 99%
“…There are also many advanced technique to realize a nanometer-sized structures such as electron beam lithography (EBL), ion-beam lithography (IBL), focused ion beam milling and nano-imprint lithography. These techniques often require high maintenance cost, time consuming and very complicated compared to conventional photolithography even it provides high resolution printing [12]. This conventional technique is still a good choice for a feature size more than 1 micron.…”
Section: Introductionmentioning
confidence: 99%
“…Based on its technical specifications, the resist could be used for 365 nm or 436 nm wavelength exposure. After coated with the PR, the wafer is soft baked on a hot plate (JB-TEK Honeywall) at 100ºC for 60s and then cooled down to room temperature [18]. The wafer is prepared for UV exposure using MIDAS Exposure System MDA-400M for pattern transfer as illustrated in fig.…”
Section: Pattern Transfermentioning
confidence: 99%
“…Although there are many advanced techniques available to produce nanostructures such as electron beam lithography (EBL), ion-beam lithography (IBL), focused ion beam milling and nano-imprint lithography, these methods often requires high maintenance costs, time consuming and very complicated compared to conventional photolithography [9]. This conventional technique is still a good choice for a feature size more than 1 micron.…”
Section: Introductionmentioning
confidence: 99%