2019 IEEE East-West Design &Amp; Test Symposium (EWDTS) 2019
DOI: 10.1109/ewdts.2019.8884397
|View full text |Cite
|
Sign up to set email alerts
|

Fast and Efficient Implementation of Lightweight Crypto Algorithm PRESENT on FPGA through Processor Instruction Set Extension

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
8
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(8 citation statements)
references
References 7 publications
0
8
0
Order By: Relevance
“…In [6], Varici et al have implemented different design methodologies of PRESENT algorithm which include handcoded RTL, Vivado HLS, PicoBlaze, VerySimpleCPU (VSCPU) based microcontrollers, and a customized VSCPU.…”
Section: Related Workmentioning
confidence: 99%
“…In [6], Varici et al have implemented different design methodologies of PRESENT algorithm which include handcoded RTL, Vivado HLS, PicoBlaze, VerySimpleCPU (VSCPU) based microcontrollers, and a customized VSCPU.…”
Section: Related Workmentioning
confidence: 99%
“…Lightweight ciphers, which offer a balance between security and computational efficiency, are particularly desirable for resource-constrained devices such as embedded systems, Internet of Things (IoT) devices, and wireless sensor networks [1,2]. The PRESENT cipher, a well-known lightweight block cipher, has been widely adopted due to its simplicity, low memory requirements, and resistance against various attacks [3,4]. However, the deterministic nature of PRESENT poses a challenge in terms of security, as adversaries can exploit the lack of randomness to launch powerful cryptanalysis techniques.…”
Section: Introductionmentioning
confidence: 99%
“…The performance parameters comparison of light-weight block cipher PRESENT-80/128 (only encryption) operation with existing similar PRESENT ciphers [23]- [26] is tabulated in Table 4. The data size is fixed to 64-bit with variable keys (80-bit and 128-bit) compared to FPGA (Virtex-5 and Artix-7) devices.…”
mentioning
confidence: 99%
“…The Throughput is estimated using data size, latency, and maximum frequency parameters. The existing PRESENT [26] is implemented on Artix-7, which consumes more chip area (Slices, LUTs, and FFs), less operating frequency, moderate throughput, and more efficiency than the proposed PRESENT-80 cipher. Table 4.…”
mentioning
confidence: 99%
See 1 more Smart Citation