Fast Background Calibration of Linear and Non-Linear Errors in Pipeline Analog-to-Digital Converters

Jiani, Mohsen; Shoaei, O.

doi:10.1109/tcsii.2021.3135424

Cited by 5 publications

(1 citation statement)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Another injection method is capacitive dithering method, which was proposed in [11,12]. However, both the comparator threshold and capacitive dither injection induce an obvious increment of the residual amplifier's output, which occupies the redundancy range, leading to higherorder nonlinearity and even saturation of the following stages [12,13,14,15,26].…”

Section: Introductionmentioning

confidence: 99%

An interstage gain calibration technique for pipelined ADCs exploiting complementary dithering and calibration windows detector

Zhai,

Jia,

Guo

et al. 2024

IEICE Electron. Express

View full text Add to dashboard Cite

In this paper, a complementary dithering technique is proposed which utilizes LMS digital background calibration method to correct the interstage gain errors in pipeline analog-to-digital converters (ADCs). It not only has a better scattering effect on spectral spurs but also eliminates the increment of residual amplitude caused by dither injection, which will greatly alleviate the design requirements of residual amplifier. Simultaneously, the comparator resolving time nature is utilized to construct calibration windows, which averts the use of duplicate comparators and its digital logic is simple. Behavioral simulation results of 12-bit, 1.25 GS/s pipelined ADC manifest that the proposed calibration technique enhances SNDR and SFDR from 44.27dB and 49.43dB to 70.8dB and 115.3dB respectively.

show abstract

Section: Introductionmentioning

confidence: 99%

An interstage gain calibration technique for pipelined ADCs exploiting complementary dithering and calibration windows detector

Zhai,

Jia,

Guo

et al. 2024

IEICE Electron. Express

View full text Add to dashboard Cite

show abstract

Multipurpose error calibration of pipeline analog‐to‐digital converters using decision points of the residue curve in sub‐analog‐to‐digital converters

Ghanbari,

Farshidi,

Sheini

2024

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryA new mechanism of digital background calibration in pipeline analog‐to‐digital converters (ADCs) is expressed. The presented technique calibrates various errors like capacitor mismatch, finite DC gain of the amplifier, third‐order nonlinearity, and fifth‐order nonlinearity, so it is called multipurpose. In this method, the error coefficients are identified by estimation of the output code of the decision points in the voltage transfer characteristic (VTC) of the pipeline stages. To achieve sufficient decision points in the VTCs of the pipeline stages, one threshold level of one comparator of the sub‐ADC is shifted, and then the digital output is calibrated by capturing the error coefficients. The digital logic of this method is simple and does not require special analog circuits. The introduced calibration mechanism is evaluated for the first five stages of a 12‐bit 100 MS/s pipeline ADC. The required time for the calibration is 1.5 ms. By applying this method, the signal‐to‐noise and distortion ratio (SNDR) and spurious‐free dynamic range (SFDR) in order are enhanced from 46.44 and 50.53 dB to 69.92 and 74.04 dB, respectively.

show abstract

A new digital background calibration technique for pipeline analog to digital converters using decision points of the voltage transfer characteristics

Ghanbari,

Farshidi,

Alaei Sheini

2023

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

Fast Background Calibration of Linear and Non-Linear Errors in Pipeline Analog-to-Digital Converters

Cited by 5 publications

References 19 publications

An interstage gain calibration technique for pipelined ADCs exploiting complementary dithering and calibration windows detector

An interstage gain calibration technique for pipelined ADCs exploiting complementary dithering and calibration windows detector

Multipurpose error calibration of pipeline analog‐to‐digital converters using decision points of the residue curve in sub‐analog‐to‐digital converters

A new digital background calibration technique for pipeline analog to digital converters using decision points of the voltage transfer characteristics

Contact Info

Product

Resources

About