Fast SD-Hamming Decoding in FPGA for High-Speed Concatenated FEC for Optical Communication

Abstract

In this paper, we consider fast decoding of soft-decision (SD) Hamming codes as inner codes in concatenated forward error-correction (FEC) schemes for high-speed optical communication. The goal is single FPGA implementations at speeds of 400 Gb/s and beyond. A low complexity maximum a posteriori (MAP) probability decoding is applied to a (128,120) Hamming code. Chase decoding of a (128,119) Hamming code is also implemented. The VHDL designs for both decoding schemes are presented. The FEC performance and FPGA resource utilization are investigated and compared. Synthesis results indicate that, both the Chase and the MAP decoder leave sufficient resources available to also accommodate a powerful outer hard decision code, on a single FPGA. Furthermore, MAP decoding of (128,120) Hamming code features lower hardware complexity and provides a higher data throughput.

Flexible Multilevel Coding with Concatenated Polar-Staircase Codes for M-QAM

“…a Chase decoder [36]. In this paper, we adopt the Chase implementation from [37], which finds the six most unreliable candidate positions for flipping and corrects up to four errors. The (239, 255) staircase code with a sliding window decoder of W = 5, I sc = 14, and BER threshold of P sc = 5 × 10 −3 is used as outer code.…”

FPGA-Accelerated Erasure Coding Encoding in Ceph Based on an Efficient Layered Strategy

“…Though FPGAs are frequently utilized to achieve low-latency forward error correction encoding/decoding in high-speed network communication [17], existing FPGA-based erasure coding acceleration solutions are primarily validated through simulation or in standalone modes [18]. In actual distributed storage systems, challenges related to communication reliability and handling large data blocks persist.…”