2008 IEEE Region 8 International Conference on Computational Technologies in Electrical and Electronics Engineering 2008
DOI: 10.1109/sibircon.2008.4602594
|View full text |Cite
|
Sign up to set email alerts
|

Fast WG stream cipher

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…In [22], the authors replaced the inversion operation with a computation of the power 2 k − 1 which requires 4 multiplications for k = 29 3 = 10 and reduced the other seven multiplications of the WG transformation in [13] by one through signal reuse. In [16], the author uses the interleaved approach with pre-computation [12] in order to enhance the speed of the cipher so that it outputs one bit per a clock cycle at the expense of requiring 2 29 bits of ROM for hardware realization. In [17], the authors propose a multiple-bit output version of the WG cipher, called MOWG, which reduces the hardware cost through signal reuse by removing one multiplier from the WG transformation in [22], while it generates d ≤ 17 output bits.…”
Section: Introductionmentioning
confidence: 99%
“…In [22], the authors replaced the inversion operation with a computation of the power 2 k − 1 which requires 4 multiplications for k = 29 3 = 10 and reduced the other seven multiplications of the WG transformation in [13] by one through signal reuse. In [16], the author uses the interleaved approach with pre-computation [12] in order to enhance the speed of the cipher so that it outputs one bit per a clock cycle at the expense of requiring 2 29 bits of ROM for hardware realization. In [17], the authors propose a multiple-bit output version of the WG cipher, called MOWG, which reduces the hardware cost through signal reuse by removing one multiplier from the WG transformation in [22], while it generates d ≤ 17 output bits.…”
Section: Introductionmentioning
confidence: 99%
“…Their hardware design has been further improved in [19] by eliminating one multiplier through signal reuse and replacing the inversion with an exponentiation. In [13], Krengel proposed an interleaved approach with precomputation which can achieve an 8-fold speed-up at the cost of 2 29 bits of ROM in hardware. Lam et al [14] presented the hardware design of the MOWG, a multi-bit output variant of the original WG cipher.…”
Section: Introductionmentioning
confidence: 99%