2020 IEEE International Electron Devices Meeting (IEDM) 2020
DOI: 10.1109/iedm13553.2020.9372001
|View full text |Cite
|
Sign up to set email alerts
|

First Demonstration of heterogenous Complementary FETs utilizing Low-Temperature (200 °C) Hetero-Layers Bonding Technique (LT-HBT)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
8
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(8 citation statements)
references
References 0 publications
0
8
0
Order By: Relevance
“…Those defects tend to reduce while the growth thickness increases. 5) If a thicker Ge layer is grown on AlAs, the epitaxial Ge layer can separate into two parts: the defective Ge part near the AlAs/Ge interface and highquality crystalline Ge near the surface. After the ELO process, the defective Ge part can be exposed to the surface.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Those defects tend to reduce while the growth thickness increases. 5) If a thicker Ge layer is grown on AlAs, the epitaxial Ge layer can separate into two parts: the defective Ge part near the AlAs/Ge interface and highquality crystalline Ge near the surface. After the ELO process, the defective Ge part can be exposed to the surface.…”
Section: Resultsmentioning
confidence: 99%
“…Over the past 10 years, the evolution of M3D integration has thriven and a sophisticated fabrication process has been reported, such as utilizing high mobility channel materials, 1) importing advanced FinFET 2) and gate-allaround (GAA) structures. [3][4][5][6] Ge-on-Insulator (GeOI) structures have been considered as a suitable platform for next-generation M3D integration because of better short channel control than conventional bulk substrates, less complexity of forming GAA structures, and, most important of all, the low processing temperature of Ge-based devices. 7,8) The thermal process of top devices should not deteriorate the bottom devices and the interconnects, which is the bottleneck of the current M3D integration scheme.…”
Section: Introductionmentioning
confidence: 99%
“…With respect to plasmaenhanced ALE, these techniques can be classified into ion energy assisted etch methods to directionally etch Si, SiO 2 , Si 3 N 4 , and organic polymers. Neutral-beam-enhanced ALE (NBALE) has attracted attention as one method to address the challenges of atomic precision plasma processing because of eliminating the incidence of charged particles and UV photons on the substrate [65,66]. These attributes enable precise nanoprocessing, while suppressing the formation of defects at the atomic layer level.…”
Section: Current and Future Challengesmentioning
confidence: 99%
“…These attributes enable precise nanoprocessing, while suppressing the formation of defects at the atomic layer level. Sub 6 nm Fin-FETs produced in this way are shown in figure 8(a) and for a 3/2 nm heterogeneous complementary-FET in figure 8(b) [65,66]. Especially, 3 and 2 nm generation devices require bonding of heterogeneous channel materials (for example, Si/Ge, Si/GaN).…”
Section: Current and Future Challengesmentioning
confidence: 99%
“…Currently, 3D ultra-scaled Ge channels such as Ultrathin-Body Ge-on-Insulator (UTB-GeOI), [4][5][6] Ge nanowire, [7][8][9] and Ge nanosheet FETs 10,11) have gained much attention. However, the fabrication of 3D channel structures is more complicated than the conventional planar channel structures because the 3D channel consists of different surface orientations.…”
Section: Introductionmentioning
confidence: 99%