FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors

Bertin, V.; Daveau, Jean-Marc; Guillaume, Philippe; Lepley, Thierry; Pilat, Denis; Richard, Claire; Santana, Miguel; Thery, Thomas

doi:10.1007/3-540-45828-x_28

Cited by 5 publications

(5 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Our approach has been first integrated in an industry-strength RTSJ-compliant compilation infrastructure and run-time environment [28]: the model extraction and synthesis steps were interfaced with the Java-to-C TurboJ compilation chain [44] and our controller subsystem was part of the Expresso executive [16]. More recently, it was used as part of an MDE framework for real-time embedded systems comprising the formal, modeltransformation and code-generation tool Jahuel [5] and STMicroelectronics's FlexCC2 compilation technology [7].…”

Section: Discussionmentioning

confidence: 99%

A model-based approach for multiple QoS in scheduling: from models to implementation

Kloukinas

Yovine

2010

Autom Softw Eng

View full text Add to dashboard Cite

This is the unspecified version of the paper.This version of the publication may differ from the final published version. Abstract Meeting multiple Quality of Service (QoS) requirements is now an important factor for the success of complex software systems. This paper presents a correct-byconstruction, automated, model-driven scheduler synthesis approach for scheduling system tasks so as to meet multiple QoS requirements. As a first step, it shows how software engineers can meet deadlock-freedom and timeliness requirements, in a manner that (i) does not over-provision resources, (ii) does not require architectural changes to the system, and that (iii) leaves enough degrees of freedom to pursue further properties. The synthesis methodology directly associates each scheduler with a specific pair of QoS property and underlying platform execution model, so as to facilitate their validation and the understanding of the overall system behaviour, required to meet further QoS properties. The paper shows how the methodology is applied in practice and also presents the implementation infrastructure needed for executing an application on top of common operating systems, without requiring modifications of the operating system. Permanent repository link

show abstract

Section: Discussionmentioning

confidence: 99%

A model-based approach for multiple QoS in scheduling: from models to implementation

Kloukinas

Yovine

2010

Autom Softw Eng

View full text Add to dashboard Cite

show abstract

“…The software-pipelining algorithm we rely on is the one implemented by the MMDSP+ C Compiler [5]. It is a modulo softwarepipelining algorithm inspired by B.Rau [15].…”

Section: Overviewmentioning

confidence: 99%

“…MMDSP+ C Compiler is a compiler for an embedded processor called MMDSP [5]. It performs state-of-the-art optimizations.…”

Section: Tool Frameworkmentioning

confidence: 99%

“…It performs state-of-the-art optimizations. It has been designed with a modular framework allowing the development and integration of new optimizers both high and low levels [5]. Its architecture is represented in figure 1.…”

Section: Tool Frameworkmentioning

confidence: 99%

“…The experimentation context is a retargetable compiler for embedded processors which aims at providing state-of-the-art optimizations: MMDSP+ C Compiler. It is built around the CoSy compiler development suite [2] with an in-house back-end [5].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Non-transparent debugging for software-pipelined loops

Venturini¹,

Riss²,

Fernandez³

et al. 2007

Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Self Cite

View full text Add to dashboard Cite

This paper tackles the problem of providing correct information about program variable values in a software-pipelined loop through a non-transparent debugging approach. Since modern processors provide instruction level parallelism, software pipelining techniques have been developed to achieve better performances, especially in the context of embedded systems. Indeed, the effectiveness of software pipelining on such systems has been demonstrated both theoretically and experimentally. As it overlaps iterations and reorders statements, it also makes standard debugging information irrelevant. Hence debugging a loop which has been software-pipelined becomes very difficult. In this paper, we propose a solution relying on selected information to be generated by the compiler and an algorithm for the debugger not to mislead the user.

show abstract