Proceedings of the 13th International Symposium on Power Semiconductor Devices &Amp; ICs. IPSD '01 (IEEE Cat. No.01CH37216)
DOI: 10.1109/ispsd.2001.934602
|View full text |Cite
|
Sign up to set email alerts
|

Flip chip power MOSFET: a new wafer scale packaging technique

Abstract: This paper describes the first flip chip power MOSFET device with the lowest R DSON per footprint area in the industry. This device, with the same electrical characteristics as an SO8 packaged device, takes only 30% of the SO8 footprint. R Si x Footprint Area as low as 59 mOhm.mm 2 were achieved for bi-directional device and 98 mOhm.mm 2 for single device at 4.5 V GS , a 4 -6 times reduction compared to regular packaged MOSFET. The typical applications for these parts include battery charging and load switchin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…Today, with some exceptions, power packages require some kind of 'loop' interconnect from the upper side of the die to the bottom side of the package [7]. This is the case for standard TO-XXX packages, PQFN packages, but also for proprietary and wire bond free package designs, some of which use a metal can (large cross-section) to efficiently form that loop from the topside of the die down to the PCB [8,9,10].…”
Section: Interconnect Resistance and Modelingmentioning
confidence: 99%
“…Today, with some exceptions, power packages require some kind of 'loop' interconnect from the upper side of the die to the bottom side of the package [7]. This is the case for standard TO-XXX packages, PQFN packages, but also for proprietary and wire bond free package designs, some of which use a metal can (large cross-section) to efficiently form that loop from the topside of the die down to the PCB [8,9,10].…”
Section: Interconnect Resistance and Modelingmentioning
confidence: 99%