Formal synthesis of closed-form sampled-data controllers for nonlinear continuous-time systems under STL specifications

Abstract

We propose a counterexample-guided inductive synthesis framework for the formal synthesis of closed-form sampled-data controllers for nonlinear systems to meet general STL specifications. Rather than stating the STL specification for a single initial condition, we consider an (infinite) set of initial conditions. Candidate solutions are proposed using genetic programming, which evolves controllers based on a finite number of simulations. Subsequently, the best candidate is verified using reachability analysis; if the candidate solution does not satisfy the specification, an initial condition violating the specification is extracted as a counterexample. Based on this counterexample, candidate solutions are refined until eventually a solution is found. The resulting sampled-data controller is expressed as a closed-form expression, enabling the implementation in embedded hardware with limited memory and computation power. The effectiveness of our approach is demonstrated for multiple systems.